Levi, E, Jones, M, Dordevic, O and Darijevic, M

Decoupled PWM Control of a Dual-Inverter Four-Level Five-Phase Drive

http://researchonline.ljmu.ac.uk/id/eprint/3854/

Citation (please note it is advisable to refer to the publisher's version if you intend to cite from this work)

Levi, E, Jones, M, Dordevic, O and Darijevic, M (2016) Decoupled PWM Control of a Dual-Inverter Four-Level Five-Phase Drive. IEEE Transactions on Power Electronics, 32 (5). pp. 3719-3730. ISSN 0885-8993

LJMU has developed LJMU Research Online for users to access the research output of the University more effectively. Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Users may download and/or print one copy of any article(s) in LJMU Research Online to facilitate their private study or for non-commercial research. You may not engage in further distribution of the material or use it for any profit-making activities or any commercial gain.

The version presented here may differ from the published version or from the version of the record. Please see the repository URL above for details on accessing the published version and note that access may require a subscription.

For more information please contact researchonline@ljmu.ac.uk
Decoupled PWM Control of a Dual-Inverter Four-Level Five-Phase Drive

Milan Darijevic, Student Member, IEEE, Martin Jones, O. Dordevic, Member, IEEE, Emil Levi, Fellow, IEEE

Abstract—This paper studies pulse-width modulation (PWM) techniques suitable for a four-level five-phase open-end winding (OeW) drive. The drive comprises a five-phase induction machine, supplied using two two-level voltage source inverters (VSIs) with isolated and unequal dc-link voltages, in the ratio 2:1. A decoupled carrier based (CB) PWM modulation strategy, based on unequal voltage reference sharing between the two converters, is introduced in this paper. The stability of dc-link voltages in OeW drives is investigated next, using a novel analysis technique. Several modulation methods are analysed and the results show that application of the coupled pulse width modulation technique, with carriers having in-phase disposition (PD), leads to overcharging of the capacitor in the dc-link of the inverter intended to operate with the lower dc-link voltage. On the other hand, the proposed decoupled CB PWM scheme naturally eliminates the dc-link capacitor overcharging problem. These findings are verified experimentally, using open-loop V/f control. Two different decoupled CB modulation methods are compared and the best performing modulation method is selected and incorporated further into an OeW drive with field-oriented control (FOC). The presented steady state and transient experimental results demonstrate that the decoupled CB PWM technique is suitable for high performance variable speed drive applications.

Index Terms—Multiphase drives, open-end winding, pulse width modulation, induction motor drives, field-oriented control.

I. INTRODUCTION

Open-end winding drives offer a number of advantages over conventional multilevel drive systems, such as reduced component count, when compared to neutral-point clamped (NPC) and flying capacitor (FC) converters (additional diodes or capacitors are not required) [1] and an improved capability to operate under faulted conditions [2, 3]. This paper considers a five-phase OeW induction motor drive, supplied using two isolated five-phase two-level voltage source inverters with dc-link voltages in the ratio 2:1. Such dc-link voltages enable drive operation with output voltage waveforms equivalent to those obtainable with a four-level VSI in the single-sided supply mode [4]. Isolated dc power supplies are required in order to eliminate a path for zero-sequence current flow. This topology is aimed at high-power applications where the well-known advantages of multiphase machines and multilevel converters are of importance. OeW drives are particularly interesting for EVs/HEVs [5] and electric ship propulsion [6, 7], where use of two isolated supplies may not represent a problem. The OeW topologies have also been investigated as a means of extending the operating speed range of five-phase permanent magnet synchronous [8] and three-phase induction machine [9] drives.

The four-level OeW topology has predominantly been investigated for three-phase drives in conjunction with the space vector (SV) PWM technique [10, 11]. A fractal based SV PWM method with low computational requirements is proposed in [10]. It relies on the fact that a three-phase system produces simple triangular subsectors. Unfortunately, this algorithm is not applicable to the five-phase case since the system does not produce such uniformly distributed subsectors.

Regardless of the structure of the inverters, number of drive phases, and selection of CB or SV PWM in implementation, modulation in an OeW drive can be such that the inverters are controlled either as a single entity or individually. The first group of modulation strategies, to which [10] belongs, is referred to here as “coupled” PWM control and it relies on already known modulation strategies for single-sided multilevel inverters, which are applied to the OeW drives after some minor modifications.

If the inverters are controlled independently, so called “decoupled” PWM control results and it requires appropriate means for overall reference sharing between the two inverters. Two decoupled SV PWM algorithms, which view the inverters as individual two-level VSIs, are discussed in [11] for a three-phase drive. Since two VSIs are supplied with dc-link voltages in the ratio 2:1, both proposed methods are based on the sharing of the overall phase voltage reference between two inverters in the same ratio. In the first approach described in [11] both VSIs have the same switching frequency, while the second method utilises switching of the two VSIs using switching frequencies that are in the ratio 2:1 (i.e. proportional with their dc-link voltages). The second approach leads to approximately 10% reduction of switching losses and somewhat better harmonic performance.

In the case of multiphase multilevel drives, the large number of switching states and voltage vectors, discussed in [12], make the development of suitable control strategies difficult. Furthermore, some additional complexity is introduced, since more than three voltages need to be synthesised. The problem is further exacerbated by the fact that the PWM scheme has to consider more than one plane simultaneously ($\alpha$-$\beta$ and $x$-$y$ in the case of a five-phase drive) in order to achieve optimum performance [13]. It is for these reasons that the CB PWM is considered in [14-17], as well as in this paper, as a simpler and hence more appropriate technique in the case of OeW multiphase drives.
The coupled PD PWM, widely recognised as a superior CB PWM technique for single-sided three-phase [18] and five-phase [1] multilevel drives, is adapted to control the four-level five-phase open-end winding configuration in [14, 15]. As explained in [16], three carrier signals are required although each inverter is a two-level one. In [15] it is shown that the inverter dead time can lead to triggering of unwanted voltage levels which can have a detrimental impact on the drive’s performance. A method to alleviate the problem is proposed in [15] and the transient and steady state performances of the method are experimentally verified in [17].

Regardless of the number of phases, one of the major issues, associated with multilevel drives, is the dc-link capacitor voltage stability. Unbalance at this stage of power conversion means non-constant voltage levels, which affect the modulation strategy performance. Furthermore, safety issues may arise if the dc-link capacitors are overcharged. Unfortunately, in the case of the considered OeW drive, the full four-level operation, obtainable with the coupled PD PWM, leads to the lower dc-link voltage side capacitor overcharging. Therefore, this dc-link would have to be formed using a fully controllable supply with bidirectional current flow, in order to avoid unnecessary power loss in the dynamic brake. This constraint was overcome for the three-phase case in [11], by using a suitable PWM technique, which is addressed in more detail later in the paper.

An alternative solution to the overcharging problem is given in [19] where one out of three three-phase diode rectifiers is nested within the other two. The lower dc-link voltage is formed using the nested rectifier voltage output, while the higher dc-link is formed by combining the output voltages of the other two diode rectifiers. Although this approach effectively eliminates the capacitor voltage balancing problems, it has some drawbacks. Firstly, although the proposed circuitry relies on usage of an isolated centre-tap transformer with winding turns ratio 1:2:1, isolation between two inverters is not obtained, allowing zero-sequence current circulation. This increases the harmonic distortion of produced phase voltages and currents, making a trade-off between drive harmonic performance and lower dc-link voltage side capacitor voltage balancing. Secondly, this solution leads to a more complex structure with an increased component count, which is in contradiction with the primary motivation for the OeW drive development.

This paper builds on the work presented in [20] where a decoupled SV PWM algorithm is developed, which considers the four-level drive as two individual two-level inverters rather than a single four-level structure. Two decoupled modulation strategies, based on the unequal reference sharing between the modulators of the inverters (so called URS1 and URS2) are discussed in [20]. It is shown that the decoupled SV PWM methods naturally avoid the switching states that lead to the dc-link capacitor overcharging. As an alternative, a dual CB PWM scheme is developed this paper. Contrary to the coupled CB PD PWM case, decoupled modulation algorithm for the four-level drive relies on only two carrier signals and each of them corresponds to one two-level inverter. The main contributions of the paper are:

- Proposed CB PWM is simpler to implement, when compared to the SV PWM of [20]. The developed so-called unequal reference sharing (URS) modulation methods are compared with the proportional reference sharing (PRS), proposed in [11]. Results show that URS is superior in terms of total harmonic distortion performance.

- A novel concept of open-end winding drive modelling is introduced, which leads to better understanding of the dc-link voltage stability, when compared to methods in [19, 20]. Results show in which circumstances PD PWM leads to lower dc-link voltage side capacitor overcharging; on the other hand, the URS naturally keeps all dc-link voltages stable. Results of this dc-link voltage stability analysis are experimentally confirmed and they show that coupled PD PWM leads to higher power losses, when compared to the URS PWM.

- A FOC scheme is developed, which incorporates the best performing decoupled modulation method. Dynamic performance of the OeW drive is then examined experimentally. The results show that the developed modulation technique, in addition to avoidance of the capacitor overcharging problem, ensures high dynamic performance expected from a FOC drive.

The paper is organised as follows. For the sake of clarity, Section II provides a short description of the topology under analysis. More details can be found in [14-17, 20]. Unequal reference sharing algorithms (URS1 and URS2), based on CB PWM are discussed in Section III, and compared with the method introduced in [11]. It is shown that URS1 offers superior harmonic performance and so it is chosen for further analysis. In Section IV, a novel method of analysing the dc-link voltage stability is introduced and applied to the cases of coupled (PD PWM) and decoupled (URS1 PWM) modulation methods. Section V discusses experimental results obtained with closed-loop FOC control. Conclusions are summarised in Section VI.

II. FOUR-LEVEL OPEN-END WINDING TOPOLOGY

The four-level drive consists of an open-end winding five-phase induction machine, supplied via two isolated two-level VSI's, as shown in Fig. 1. The inverters are supplied with unequal dc-link voltages in the ratio \( V_{d1}:V_{d2} = 2:1 \), where VSI1 is supplied from \( V_{d1} \), and VSI2 is supplied from \( V_{d2} \). This provides an overall dc-link voltage of \( V_d = V_{d1} + V_{d2} \). In order to demonstrate that this configuration is equivalent to the four-level drive with single-sided supply, it is sufficient to analyse so-called equivalent model [14-17], based on a single-phase structure, boxed within dashed line in Fig. 1. Chosen dc-link voltages are \( V_{d1} = 400 \) V and \( V_{d2} = 200 \) V, which results in the overall dc-link voltage of \( V_d = 600 \) V. Disregarding the rest of the drive and under the assumption that \( V_{s2} = V_{s3} \), this model shows how the phase voltage levels are formed, with regard to switching combinations of two inverters. Using symbols in Fig. 1, switching states \( S_j \), which correspond to the \( j^{th} \) VSI and \( k^{th} \) phase can be defined: \( S_j = 1 \), if \( S_{app} \) or \( D_{app} \) conducts, otherwise \( S_j = 0 \). Analysis of all possible switching combinations leads to four equidistant voltage levels of \(-V_d/3, 0, V_d/3 \) and \(-2V_d/3 \), as summarised in Table I. This leads to the conclusion that the topology is equivalent to the four-level single-sided drive, with the same number of phases.
In order to determine the actual phase voltage waveform, common-mode voltage (CMV) \( v_{c2n1} \) should be taken into account. Therefore, the phase voltage waveform of phase \( k \) can be obtained using:

\[
v_k = v_{1k} - v_{2k} - v_{\text{n}2n1}
\]

Assuming that the sum of all phase voltages is zero, the CMV is calculated as:

\[
v_{\text{n}2n1} = v_{\text{n}2} - v_{\text{n}1} = \frac{1}{5} \sum_{k=1}^{5} (v_{1k} - v_{2k})
\]

When compared to single-sided four-level drives, topology in Fig. 1 offers lower component count per drive phase, which reduces the overall cost and potentially leads to increased power density. For example, a four-level NPC converter requires six semiconductor modules (that consist of one IGBT and one antiparallel diode) and four clamping diodes, while equivalent OeW drive can be built using only four such modules per drive phase. It follows that in the case of a five-phase drive ten modules and twenty diodes can be saved if single-sided solution is replaced with topology in Fig. 1. Although two isolated dc sources are required, number of energy storage components is still reduced, since three capacitor banks are needed for a four-level NPC VSI, while an OeW drive requires only two.

Comparison of CB PWM and SV PWM methods shows that CB PWM can achieve the same level of performance as the SV PWM methods, i.e. increase the dc-link voltage utilisation in the linear modulation region to the maximum modulation index equal to \( M_{\text{max}} = 1/\cos(\pi/10) = 1.051 \) in the case of a five-phase machine [21]. This can be achieved by adding the zero-sequence injection to the sinusoidal phase voltage reference signals, calculated as:

\[
v_{\text{inj}} = -1/2 \cdot (v_{\text{min}} + v_{\text{max}})
\]

where \( v_{\text{max}} \) and \( v_{\text{min}} \) stand for the maximum and minimum value, respectively, of the normalised phase voltage references. The final phase voltage references are generated in per unit using the following expression:

\[
v_k(t) = M \cdot \sin(M \cdot 2 \cdot \pi \cdot f_u \cdot t - 2 \cdot \pi / 5 \cdot (k - 1)) + v_{\text{inj}}
\]

where \( k = 1, 2, \ldots, 5 \), and the modulation index \( M \) is defined as a ratio between the reference amplitude and \( V_{\text{dc}}/2 \). Equation (4) provides phase voltage references for variable-voltage variable-frequency control, since sine wave amplitude is normalised with \( M \), as is the angular frequency as well (\( f_u \) stands for the nominal machine frequency).

### III. DECOUPLED CB PWM CONTROL

As already stated, decoupled CB PWM approach results in a much reduced computational burden, when compared to the equivalent SV PWM, as the case always is [21]. Additionally, extension of a CB PWM scheme to an arbitrary number of phases is straightforward. Hence, CB PWM implementation, which considers two VSIs as separate entities, is presented in this section. The basic idea is to decompose the control of the complete system into two sub-problems of lower level of complexity, by splitting the original phase voltage reference into two parts, in order to share it between individual references of the two inverters [12]. By doing so, it becomes possible to apply well-known PWM methods for two-level inverters to the two individual two-level inverters. Modulation is performed separately for \( v_{1k} \) and \( v_{2k} \), which are voltage references for VSI1 and VSI2, leg outputs, respectively, connected to the \( k^{\text{th}} \) drive phase.

The total phase voltage reference is given with (4). In order to share the phase voltage reference between two inverters while respecting the dc link voltage ratio, two additional modulation indices for VSI1 and VSI2 are introduced:

\[
M_1 = \begin{cases} 
0 & \text{if } 0 \leq M < 0.35 \\
1.5 \cdot (M - 0.35) & \text{if } 0.35 \leq M \leq 1.05 
\end{cases}
\]

\[
M_2 = \begin{cases} 
3 \cdot M & \text{if } 0 \leq M < 0.35 \\
1.05 & \text{if } 0.35 \leq M \leq 1.05 
\end{cases}
\]

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2016.2582703, IEEE Transactions on Power Electronics
Using (4) and (5), it is possible to form voltage references for VSI\(_1\) and VSI\(_2\) using:

\[
v_{k1}(t) = \frac{1}{2} + \left( M_1 / M \right) \frac{1}{2} v^*_k(t)
\]

\[
v_{k2}(t) = \frac{1}{2} - \left( M_2 / M \right) \frac{1}{2} v^*_k(t)
\]

where \(v_{k1}\) and \(v_{k2}\) are the phase voltage references of the \(k\)th drive phase for VSI\(_1\) and VSI\(_2\), respectively. The complete modulation strategy (URS CB PWM) block diagram is shown in Fig. 2. Modulation indices of the two VSIs and voltage references, with respect to the overall modulation index and commanded phase voltage reference, are shown in Fig. 3 for the drive start-up transient with open-loop \(V_{f0}\) = const. control. Within the scope of the decoupled modulation technique two separate modulation methods are investigated. The first one (URS1) relies on VSI\(_1\) and VSI\(_2\) carrier signals with in-phase disposition (Fig. 3a), while the second method (URS2) uses carrier signals with mutual phase shift of 180 degrees (Fig. 3b).

In the low modulation index range, i.e. for \(0 < M < 0.35\), both URS1 and URS2 lead to the single-sided supply equivalent in terms of the operating mode. This comes from (5) and results in two-level operation, since VSI\(_1\) holds all five leg voltages on the same voltage potential (\(v_{k1}\)), while VSI\(_2\) operates in PWM mode. The upper border for this kind of operation is equal to \(M_{\text{max}}/3 = 0.35\), due to the dc-link voltage ratio 2:1. In the rest of the modulation index range, i.e. for \(M \geq 0.35\), both inverters operate in PWM mode, which leads to multilevel modulation.

An alternative way for reference sharing, presented in [11] and termed here proportional reference sharing (PRS), is based on the overall phase voltage reference sharing between two inverters in proportion to their dc-link voltages, regardless of the modulation index instantaneous value. This kind of decoupled modulation has already been investigated for the five-phase OeW drive case, but for equal dc-link voltages, in [22] where it was referred to as equal reference sharing. Again, two different carrier arrangements are possible. In the case of PRS1, carriers for VSI\(_1\) and VSI\(_2\) modulators are with in-phase disposition, while phase shift of two carrier signals of 180 degrees corresponds to PRS2.

The harmonic performances of the decoupled PWM methods are compared using the total harmonic distortion (THD) as a figure of merit:

\[
THD = \frac{\sum_{k=2}^{\infty} X_k^2}{X_1}
\]

where \(X_k\) is the rms value of the \(k\)th harmonic, the fundamental is denoted with \(X_1\), and \(K = 5000\). The THD is calculated for \(M\) ranging from 0.1 to 1.05 in 0.05 increments and is shown in Fig. 4 for both PRS1 and URS methods. Results are obtained using numerical simulation for the same simulation parameters as in [14-17]. Clearly, PRS methods offer inferior harmonic performance in the low modulation index range. Results obtained for \(M \geq 0.35\) show that PRS1 has similar phase current harmonic performance as URS1. The same can be concluded for PRS2 and URS2. At the same time, phase voltage harmonic performance with the PRS methods is worse in the range 0.35 \(< M < 0.7\), when compared to the URS. Comparison of the two URS methods leads to a conclusion that both methods offer similar performance up to \(M = 0.5\). Above this value the URS1 offers superior performance since the current THD is much lower. Comparison of URS1 and URS2 THD(\(M\)) dependencies with those reported in [20] confirms duality between herein proposed CB PWM implementation and SV PWM schemes in [20].

IV. CAPACITOR OVERCHARGING ISSUE

In general, a number of multilevel voltage source inverter topologies suffer from some sort of capacitor voltage balancing issue. In an OeW drive with dual two-level VSI supply capacitor overcharging would lead to constant triggering of the dynamic brake (when diode rectifiers are used) and a waste of energy. Change of the modulation strategy, i.e. software based solution, is the least costly solution forremedying the problem. It is demonstrated in [20] that coupled PD PWM leads to the lower dc-link voltage capacitor becoming overcharged, if unequal dc-link voltages are used. Simulations are used to show the overcharging of the dc-link and identify the deleterious voltage vectors which cause this phenomenon. In this paper, the same phenomenon is addressed using a different approach. The complete analysis of dc-link capacitor charging and discharging processes is performed using only the first Kirchhoff’s law. Impacts of drive parameters and modulation strategy on the dc-link capacitor voltages are analysed using a simplified and then linearized drive model, which does not include PWM and relies on sinusoidal approximation (i.e. only the fundamental is considered and higher order harmonic content is neglected).

Firstly, let us assume that dc sources in Fig. 1 are current unidirectional, which means that \(i_{dc1}\) and \(i_{dc2}\) can only be positive. For the purpose of this analysis, voltages across dc-
The next step in the fundamental period should be positive, if dc-link capacitor overcharging problem. Although it seems sufficient to analyse the driving circuits of the semiconductors, defined in Section II. Hence

\[
i_{\text{dclink}1}(t) = \sum_{k=1}^{5} (S_{1k}(t) \cdot i_k(t))
\]

and

\[
i_{\text{dclink}2}(t) = -\sum_{k=1}^{5} (S_{2k}(t) \cdot i_k(t))
\]

Using correlation between capacitor voltage and current, in which capacitor and dc-link currents are eliminated using (8)-(9), one has:

\[
v_{\text{cdc}1}(t_2) = \frac{1}{C_{\text{dclink}1}} \int_{t_1}^{t_2} \left( i_{\text{dclink}1}(t) \cdot \sum_{k=1}^{5} S_{1k}(t) \cdot i_k(t) \right) \, dt + v_{\text{cdc}1}(t_1)
\]

\[
v_{\text{cdc}2}(t_2) = \frac{1}{C_{\text{dclink}2}} \int_{t_1}^{t_2} \left( i_{\text{dclink}2}(t) \cdot \sum_{k=1}^{5} S_{2k}(t) \cdot i_k(t) \right) \, dt + v_{\text{cdc}2}(t_1)
\]

where \(v_{\text{cdc}1}(t_1)\) and \(v_{\text{cdc}2}(t_1)\) are initial conditions at \(t = t_1\). Equation (10) shows that the dc-link voltage remains constant only if the integral value is zero. Since \(i_{\text{dclink}1}\) and \(i_{\text{dclink}2}\) cannot be negative, voltages \(v_{\text{cdc}1}\) and \(v_{\text{cdc}2}\) can only be constant if \(i_{\text{dclink}1}\) and \(i_{\text{dclink}2}\) are positive. However, if for any reason \(i_{\text{dclink}1}\) and/or \(i_{\text{dclink}2}\) are negative, some additional charge will be added to the dc-link capacitors, even if the corresponding dc source current is equal to zero. Hence it seems sufficient to analyse \(i_{\text{dclink}1}\) and \(i_{\text{dclink}2}\) in order to understand what conditions, if any, lead to the dc-link capacitor overcharging problem. Although \(i_{\text{dclink}1}\) and \(i_{\text{dclink}2}\) are not constant in time, their mean values over one fundamental period should be positive, if dc-link capacitor voltage levels are to be constant. The next step in the analysis is simplification of the drive model, in order to identify what drive parameters have impact on \(i_{\text{dclink}1}\) and \(i_{\text{dclink}2}\) mean values. Therefore, phase currents are assumed to be

\[
i_k(t) = I_m \cdot \sin(2 \cdot \pi \cdot f_c \cdot t - 2 \cdot \pi / 5 \cdot (k - 1) - \phi)
\]

purely sinusoidal. Here \(I_m\) stands for expected phase current amplitude and \(k\) is the phase number. In order to simplify calculations, \(I_m = 1\) A is used. Phase angle, calculated with respect to the corresponding phase voltage, is denoted with \(\phi\). Phase voltage references of (4), but without min-max injection, are considered in further analysis for simplicity.

Based on the phase voltage reference and modulation algorithms, duty cycles of \(S_{\text{up}1k}\) and \(S_{\text{up}2k}\) are defined as their conduction time normalised with the switching period. All semiconductor devices are considered as ideal (no dead time) and very high switching frequency is assumed, so that switching effects can be ignored. This enables further simplification of the circuit, where each IGBT and corresponding antiparallel diode pair can be considered as ideal switch, so that a single duty cycle parameter can be assigned to \(S_{\text{up}1k}\) and \(D_{\text{up}1k}\) referred to as \(d_{\text{up}k}\). The same applies to \(S_{\text{up}2k}\) and \(D_{\text{up}2k}\) pair, which together
form $S_{3k}$ switch that has duty cycle $d_{3k}$. The final equivalent model under sinusoidal approximation is shown in Fig. 5. Duty cycle becomes a continuous time domain function, determined by the modulation strategy algorithm. Since all switching effects are eliminated from the analysis, while phase current is purely sinusoidal, this also means that there are no ac components in the CMV. The CMV has a non-zero dc component [17], which is disregarded in Fig. 5. The model in Fig. 5 assumes that phase currents are always sinusoidal, regardless of the modulation of the inverters, which means that dc CMV component has no impact on the analysis. The same can be concluded for all dc voltages in the simplified model ($V_{dcl1}$ and $V_{dcl2}$ are shown only to give the meaning of $i_{dclink1k}$ and $i_{dclink2k}$ currents). Since all parameters and variables in the above described model are piecewise linear functions, the circuit in Fig. 5 can be represented in linear form, shown in Fig. 6. Two ideal transformers are used to model the relations between the three drive stages: VSI1, machine and VSI2.

Numbers of turns of individual windings are related to duty cycles of two inverters. The aim of this model is to provide insight into the phase current and modulation strategy influence on dc-link voltage balancing. From this point of view, it is practical to consider phase currents and phase voltage references as system inputs, while dc-link currents are treated as system outputs.

The PD PWM scheme, as an example of a coupled PWM method, is analysed first. Having in mind basic principles of CB PWM and the inverters’ operation defined in [14, 16, 17], duty ratios in Figs. 5 and 6 can be analytically expressed, using phase voltage reference and equivalent voltage levels ($l_1 = 0$, $l_2 = 1/3$, $l_3 = 2/3$ and $l_4 = 1$). These voltage levels define the co-domains of the three carrier signals in the case of PD PWM. Any duty cycle in the circuit may take instantaneous value between 0 and 1. However, since phase voltage reference and carriers do not have the same amplitude and range, some numerical manipulations of the phase voltage reference are needed, in order to obtain duty cycles in the expected range. In order to eliminate the offset introduced by carriers’ minimal value different from 0, one has to subtract the lower reference zone border from $v_{k*}$ in the corresponding reference zone (for example, if the reference belongs to the reference zone 2, it is between $l_2$ and $l_3$, then $v_{k*} - l_2$ has to be used in further calculations). Secondly, negation in the final expressions in [14, 16, 17] means that phase voltage reference has to be subtracted from the upper voltage level that defines that reference zone. Finally, the span of the reference zone versus the overall phase voltage reference range defines a multiplication factor, which ensures that the overall duty cycle range is between 0 and 1. The complete list of expressions for duty cycles is provided in Table II for the coupled PD modulation.

Using the expressions for phase current and duty cycles, contributions of the $k$th drive phase to $i_{dclink1}$ and $i_{dclink2}$ can be calculated, based on the model in Fig. 6. Resulting waveforms are shown in Fig. 7, for different modulation indices and phase angles, for the first drive phase. Horizontal (blue) lines in the top subplot represent reference zone borders ($l_1, l_2, l_3$ and $l_4$), which at the same time define minimum and maximum values of the three carrier signals. The upper two subplots represent model inputs, i.e. $v_k$ (for $k = 1$) and $i_1$, which is shown for three different values of power factor angle $\phi$. Contributions of the $k$th drive phase to $i_{dclink1}$ and $i_{dclink2}$ are:

$$i_{dclink1k}(t) = d_{1k}(t) \cdot i_k(t)$$

$$i_{dclink2k}(t) = -d_{2k}(t) \cdot i_k(t)$$

(11)

These are considered as final model outputs, shown in the bottom two subplots in Fig. 7. Obtained waveforms show that phase shift between $i_k$ and $v_k$ has a strong influence on $i_{dclink1k}$ and $i_{dclink2k}$. This comes from the fact that duty cycles $d_{1k}$ and $d_{2k}$ are determined using $v_k$ only (Table II), while the final dc-link currents are influenced by $i_k$ as well. It can be seen that $\phi < 90^\circ$ always results in longer positive intervals than negative ones, which means that the drive takes current from the VSI1 dc source. On the lower dc-link voltage side, the phase current is around its peak values when $i_k$ belongs to reference zone 2, while $\phi$ has very little impact on $i_{dclink2k}$, while its influence is more apparent when $v_k$ is in reference zones 1 and 3. Fig 7 shows that the modulation index has a strong influence on $i_{dclink2k}$ with longer negative intervals than positive ones when $M = 0.6$.

The same analysis can be performed for the decoupled modulation case. Due to the simpler modulation algorithm and carrier arrangements, shown in Fig. 3, expressions for $d_{1k}$ and $d_{2k}$ are equal to VSI1 and VSI2 phase voltage references. Obtained waveforms are shown in Fig. 8 and indicate that there are no values of $\phi$ and $M$ that lead to the overcharging of the dc-link capacitors since the dc-link current waveforms never have longer negative intervals than positive ones. In order to further verify observations from Figs. 7 and 8, analysis of mean values is performed next, in order to find under which conditions the drive operates with $i_{dclink2} > 0$.

The final step in this analysis is to find the mean values of dc-link currents $i_{dclink1}$ and $i_{dclink2}$. For this purpose, a numerical integration is performed over one fundamental period. Firstly, the mean values of the first drive phase contribution are calculated based on (11) and final result is obtained under the assumption that the drive is symmetrical, i.e. that every drive phase gives the same contribution to $i_{dclink1}$ and $i_{dclink2}$ mean values. The final dependencies are shown in Fig. 9, for the two modulation methods under analysis, where the bar over the symbols signifies the mean value of the current.

![Fig. 5. Equivalent duty cycle model under the sinusoidal phase current approximation.](Image)

<table>
<thead>
<tr>
<th>Condition</th>
<th>$d_{1k}(t)$</th>
<th>$d_{2k}(t)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$l_1 \leq v_k(t) \leq l_2$</td>
<td>0</td>
<td>3(l_4 - v_k(t))</td>
</tr>
<tr>
<td>$l_2 &lt; v_k(t) \leq l_3$</td>
<td>3(v_k(t) - l_2)</td>
<td>3(v_k(t) - l_3)</td>
</tr>
<tr>
<td>$l_3 &lt; v_k(t) \leq l_4$</td>
<td>3(l_4 - v_k(t))</td>
<td>1</td>
</tr>
</tbody>
</table>

**Table II. Duty Cycle Expressions for Coupled PD Modulation.**
The amount of charge that is going to be added to the real drive case. The phase angle has influence only on the mean value sign with respect to the dc-link current (as the case is in this analysis). The upper border is determined by numerical iterative analysis of dc-link current formation, and hence unwanted operation of the dynamic brake. In the case of URS1, both VSIs have their powers. However, when one of the dc source currents are always positive, (12) gives the sum of their output currents ($i_{d1}$ and $i_{d2}$) provide all the needed information. For both modulation strategies, $i_{d1}$ is zero for two-level modulation, since only VSI operates with positive dc source current, which means that it sources power to the drive. In multilevel regime, URS1 PWM results in both VSIs having positive current, which means that it sources power to the drive. In this analysis, the voltage sources keep dc-link voltages constant and measurements of their output currents ($i_{d1}$ and $i_{d2}$) are incorporated within the inverters. This does not impact on the validity of the analysis, since the voltage sources keep dc-link voltages constant and measurements of their output currents ($i_{d1}$ and $i_{d2}$) provide all the needed information. For both modulation strategies, $i_{d1}$ is zero for two-level modulation, since only VSI operates with positive dc source current, which means that it sources power to the drive. In multilevel regime, URS1 PWM results in both $i_{d1}$ and $i_{d2}$ being positive, meaning that the overall drive power is formed by combination of $V_{d1}$ and $V_{d2}$. Coupled PD PWM however leads to negative $i_{d2}$ in the first part of the multilevel range. Grey area between two curves in the bottom subplot in Fig. 10 shows an additional energy loss, caused by overcharging mechanism in the case of PD PWM. This energy would have to be dissipated on the braking resistor in standard drive systems with dynamic braking, in order to maintain optimal four-level modulation and stable dc-link voltages at the same time. Since the lower dc-link voltage inverter is supplied from the controllable dc source, this means that total dc source power in Fig. 10 is calculated as:

$$P_{d1}^{dc}_{total} = \frac{v_{d1}(t) \cdot i_{d1}(t) + v_{d2}(t) \cdot i_{d2}(t)}{v_{d1}(t) \cdot i_{d1}(t)} \text{ if } i_{d2}(t) > 0$$
$$P_{d1}^{dc}_{total} = \frac{v_{d1}(t) \cdot i_{d1}(t)}{v_{d1}(t) \cdot i_{d1}(t)} \text{ if } i_{d2}(t) \leq 0 \quad (12)$$

where the bar over the symbol represents again the mean value over one fundamental period. In the case when both inverters supply the power to the drive, that is, when both dc source currents are always positive, (12) gives the sum of their powers. However, when one of the dc source currents is negative, the total power (i.e. the drive power plus the EMI noise. Due to the hardware configuration, it is only possible to measure $i_{d1}$ and $i_{d2}$ since dc-link voltage capacitors are incorporated within the inverters. This energy would have to be dissipated on the braking resistor in standard drive systems with dynamic braking, in order to maintain optimal four-level modulation and stable dc-link voltages at the same time. Since the lower dc-link voltage inverter is supplied from the controllable dc source, this means that total dc source power in Fig. 10 is calculated as:

$$P_{d1}^{dc}_{total} = \frac{v_{d1}(t) \cdot i_{d1}(t) + v_{d2}(t) \cdot i_{d2}(t)}{v_{d1}(t) \cdot i_{d1}(t)} \text{ if } i_{d2}(t) > 0$$
$$P_{d1}^{dc}_{total} = \frac{v_{d1}(t) \cdot i_{d1}(t)}{v_{d1}(t) \cdot i_{d1}(t)} \text{ if } i_{d2}(t) \leq 0 \quad (12)$$

where the bar over the symbol represents again the mean value over one fundamental period. In the case when both inverters supply the power to the drive, that is, when both dc source currents are always positive, (12) gives the sum of their powers. However, when one of the dc source currents is negative, the total power (i.e. the drive power plus the
Fig. 8. Waveforms obtained using the model in Fig. 6 and decoupled (URS1) modulation for $\phi = 60^\circ, 75^\circ$ and $90^\circ$ (black, red and blue lines, respectively) and $M = 0.6$ (a), $M = 0.8$ (b) and $M = 1$ (c).

Fig. 9. Phase angle influence on the dc-link current mean values with coupled PD (a) and decoupled URS1 (b) modulation.

Fig. 10. Experimental results: dc source currents and total drive power during $V/f = \text{const.}$ acceleration, for coupled PD PWM and decoupled URS1 PWM.

overcharging power) is sourced from the dc source with positive output current. Since previous analysis showed that this can be the case only with VSI$_2$, calculation in (12) is based on the analysis of $i_{dc2}$ sign only. This finding is in agreement with previous analysis of the idealised drive model. Fig. 10 leads to the conclusion that coupled PD PWM scheme causes additional energy losses, when compared to the decoupled URS1 PWM.

V. EXPERIMENTAL VERIFICATION OF DECOUPLED CB PWM IN CLOSED-LOOP CONTROL

The prior analysis shows that URS1 has a better harmonic performance, when compared to the other decoupled modulation methods (Fig. 4), while it naturally keeps dc-link voltages stable in the whole operation range (Fig. 10). Consequently, standard three-phase diode rectifiers are now used to obtain dc-link voltages. Isolation between VSI$_1$ and VSI$_2$ is provided by means of an isolation transformer, while two auto-transformers are used in order to adjust dc-link voltages to desired levels, 400 V and 200 V for VSI$_1$ and VSI$_2$, respectively. Experimental results are obtained using two custom built five-phase two-level VSIs and a 4-pole five-phase induction motor, as shown in Fig. 11 (the same
system, with the exception of the rectifier for the 200 V dc-link, was also used to produce results in Fig. 10). The inverter is controlled using a dSPACE DS1006 processor board, connected to the VSIs via a dSPACE DS5101 digital waveform unit. The switching frequencies of both VSIs equal 2 kHz. The phase and leg voltages are measured using high voltage differential probes P5205A, while the phase current is measured using a high-performance current probe TCP0030.

The steady state and dynamic performance of the decoupled modulation algorithm under FOC is evaluated. Indirect rotor flux oriented control is implemented to control the speed of the five-phase induction motor, as discussed in [17]. The algorithm is shown in the form of a block diagram in Fig. 12a and power invariant transformation is used. The control inputs are measured values of rotor speed \( \omega_r \), position \( \theta \) and phase currents \( i_1 \) and references for speed \( \omega_r \) and \( i_d \) current component, \( i_d \). As with three-phase machines, only two current components \( (i_d, i_q) \) are required for independent torque and flux control if the multiphase machine has nearly sinusoidal magneto-motive force (MMF) distribution, as the case is here. However, additional current PI controllers are introduced in order to suppress unwanted non-torque producing harmonics in the \( x \)-\( y \) plane, which are mainly introduced by the inverter dead time.

The current control scheme is based on a multiple reference frame structure [17] using PI controllers in several synchronous reference frames in parallel. The method separately controls two of the most dominant current harmonics. This solution requires two pairs of PI controllers, in order to suppress \( x \) and \( y \) components that correspond to the dead-time induced 3rd and 7th harmonics. The current control structure is depicted in Fig. 12b. Current components labelled with \( i_{d1} \), \( i_{d2} \), \( i_{q1} \) and \( i_{q2} \) are obtained with additional rotational transformations that rotate the second plane with \( -3\omega_r \) and \( 7\omega_r \), where \( \omega_r \) is the rotor flux space vector electrical angular speed. In this way, obtained \( i_{d3} \), \( i_{d4} \), \( i_{q3} \) and \( i_{q4} \) are dc and almost constant, with a small ripple that comes from higher current harmonics, which have amplitudes much lower than the original 3rd and 7th harmonics.

The oscilloscope screen shots (Fig. 13) show, from top to bottom, the VSI1 leg voltage \( v_{CH1} \) (CH1), VSI1 leg voltage \( v_{CH2} \) (CH2), machine phase voltage \( v_1 \) (CH3) and the stator current \( i_1 \) (CH4) for three different modulation index values in steady state operation. When \( M < 0.35 \), drive operates in two-level mode with only the VSI2 switching, which is in agreement with (5) and Fig. 2. Hence, the machine phase voltage waveform is the same as for a five-phase two-level converter with an effective dc-link voltage of 200 V. Having in mind that all five drive phases are controlled in the same manner, it is clear that VSI1 forms a star connection on its side of the open-end winding. In the case of multilevel operation, i.e. \( M = 0.5 \) and \( M = 1 \), the drive utilizes both inverters, so the effective dc-link voltage is 600 V. The different dc-link voltages and the switching of both inverters are clearly visible, as is the resulting four-level phase voltage. The obtained waveforms are the same as in [20] where, however, SV PWM was used; hence, the same harmonic performance is achieved but using this time much simpler URS implementation, based on the CB PWM.

The dynamic performance of the FOC is presented in Fig. 14. In Fig. 14a, the speed reference \( n \) (in rpm) is stepped from 0 to 1500 rpm at \( t = 0.5 \) s. As expected, the \( q \)-axis current reference \( i_{q1} \) almost immediately steps to its maximum (5 A) value and remains there until the reference speed has been met. The measured \( q \)-axis current \( i_{q2} \) tracks the reference closely. Fig. 14a also demonstrates that both dc-link voltages remain constant throughout the entire transient and in the final steady-state. Acceleration from 0 to 1500 rpm shows that in the range \( 0 \leq n < 525 \) rpm, \( v_{11} = 0 \), meaning that the VSI1 forms a star connection at its side of the windings, as explained in Section III. At the same time, VSI2 operates in PWM mode. For \( n \geq 525 \) rpm (i.e. \( M \geq 0.35 \)), \( v_{21} \) has constant amplitude. A speed reversal transient (1050 rpm to -1050 rpm) is presented in Fig. 14b. Once again, a typical FOC response is observed. As the drive transits through the region when \( M < 0.35 \), i.e. from 3.25 s to 3.6 s, VSI1 is deactivated, forming again a star point on one side of the machine. Small perturbation in the trace of the lower dc-link capacitor voltage is caused by the electric braking during reversal and it triggers operation of the dynamic brake.

Finally, the response of the drive to step loading and unloading is depicted in Fig. 14c. Again, the dynamic performance of the drive is excellent with the \( q \)-axis current

![Fig. 12. Rotor flux oriented control algorithm (a.) and closed-loop current control algorithm (b.).](image-url)
tracking the reference. Disturbance rejection is very fast, as an expectation is with FOC. Presented results clearly demonstrate that the decoupled modulation method does not have a negative impact on the dynamic performance of the drive.

VI. CONCLUSION

A four-level five-phase open-end winding drive is analysed in this paper. The topology employs two isolated dc-link voltages in the ratio 2:1. Firstly, a decoupled modulation scheme, based on the previously developed unequal reference sharing algorithm for an SV PWM algorithm, is developed in conjunction with carrier based pulse width modulation. The stability of dc-link voltages is addressed next, as one of the most important figures of merit for all multilevel drives. A novel approach to the analysis is introduced and applied to the previously widely investigated coupled PD PWM. It is shown that the coupled PD PWM strategy is susceptible to the lower voltage dc-link capacitor overcharging. The same analysis, conducted in conjunction with the decoupled unequal reference sharing method, shows that it is capable of naturally keeping all dc-link voltages stable, in all conditions. These findings are verified experimentally, based on an observation of the dc-link currents during drive acceleration and comparison of energy losses in the cases when coupled PD PWM and decoupled URS1 PWM schemes are used. Hence decoupled modulation is more suitable for variable speed drives and this PWM method is therefore selected for use in a closed-loop field-oriented controlled drive. The transient performance of the drive is evaluated next. Excellent quality of the dynamic performance is achieved, as evidenced with the experimental results for starting, reversal, and step loading/unloading transients. It can be therefore concluded that open-end winding drives, controlled using FOC and the proposed modulation technique, are suitable for high performance drive applications.

REFERENCES


[23] O. Obrad Dordevic (S’11, M’13) received BSc and MSc degrees in Electrical Engineering, from the University of Belgrade, Serbia, in 2010 and 2011, respectively. In May 2012 he joined Electric Machines and Drives Group at Liverpool John Moores University, UK, as a PhD student. His research interests are related to power electronics for high power applications, including both control strategies and hardware design. He completed his PhD studies in Spring 2016.

[24] Emil Levi (S’89, M’92, SM’99, F’09) received his MSc and the PhD degrees in Electrical Engineering from the University of Belgrade, Yugoslavia in 1986 and 1990, respectively. From 1982 till 1992 he was with the Dept. of Elec. Engineering, University of Novi Sad. He joined Liverpool John Moores University in December 2009 as a PhD student. Dr Dordevic received his PhD degree in April 2013 and is now a Lecturer at the Liverpool John Moores University. His main research interests are in the areas of power electronics, electrostatic precipitators, and advanced variable speed drives.