

Received 12 March 2021; revised 25 April 2021; accepted 2 May 2021. Date of publication 10 May 2021; date of current version 14 May 2021.  
The review of this article was arranged by Editor M. K. Radhakrishnan.

Digital Object Identifier 10.1109/JEDS.2021.3078540

# A Comparative Study of AC Positive Bias Temperature Instability of Germanium nMOSFETs With GeO<sub>2</sub>/Ge and Si-cap/Ge Gate Stack

RUI GAO<sup>1</sup>, JIGANG MA<sup>2</sup>, XIAOLING LIN<sup>1</sup>, XIAOWEN ZHANG<sup>1</sup>, YUNFEI EN<sup>1</sup>, GUOGUANG LU<sup>1</sup>,  
YUN HUANG<sup>1</sup>, ZHIGANG JI<sup>3</sup> (Member, IEEE), HONG YANG<sup>4</sup>, WEIDONG ZHANG<sup>2</sup>,  
AND JIANFU ZHANG<sup>2</sup>

<sup>1</sup> Science and Technology on Reliability Physics and Application of Electronic Component Laboratory, China Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou 510610, China

<sup>2</sup> School of Engineering, Liverpool John Moores University, Liverpool L3 3AF, U.K.

<sup>3</sup> National Key Laboratory of Science and Technology on Micro/Nano Fabrication, Shanghai Jiao Tong University, Shanghai 200240, China

<sup>4</sup> Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

CORRESPONDING AUTHORS: J. MA and X. LIN (e-mail: xidianmjg@gmail.com; lin\_x\_l@163.com)

This work was supported in part by the Applied Fundamental Research of Guangzhou City under Grant 202002030299, and in part by the Key Area Research and Development Program of Guangdong Province under Grant 2019B010145001.


**ABSTRACT** AC positive bias temperature instability (PBTI) of germanium nMOSFETs with GeO<sub>2</sub>/Ge and Si-cap/Ge gate stack was investigated in this brief. AC-DC-AC alternating PBTI stress tests were conducted on both types of devices, the experiment data shows the inserted DC stress phase has little impact on the following AC stress kinetics on GeO<sub>2</sub>/Ge nMOSFETs but introduce a significant “additional DC generation” on Si-cap/Ge devices. The “additional DC generation” is ascribed to the existence of energy alternating defects (EAD) according to previous studies. Energy distribution under DC and AC stress further demonstrate that EAD are significant on Si-cap/Ge but negligible on GeO<sub>2</sub>/Ge devices. Effective lifetime prediction is carried out and compared under DC stress after discharge (with a purposely introduced measurement delay) and AC stress on both GeO<sub>2</sub>/Ge and Si-cap nMOSFETs. The results show GeO<sub>2</sub>/Ge nMOSFETs’ effective lifetime exhibits no difference under two stress modes, while Si-cap/Ge nMOSFETs’ effective lifetime is underestimated using DC stress after discharge approximation without considering the EAD-induced “additional DC generation”. An extra 0.14V 10-year V<sub>dd</sub> design margin can be obtained for Si-cap/Ge nMOSFETs to gain higher performance by taking “additional DC generation” into account. The conclusion is beneficial for process optimization and PBTI reliability improvement of Ge nMOSFETs.

**INDEX TERMS** AC PBTI, germanium nMOSFETs, GeO<sub>2</sub>/Ge, Si-cap/Ge, energy alternating defects.

## I. INTRODUCTION


Owing to the higher bulk mobility of both hole and electron, germanium (Ge) possesses great potential to replace silicon (Si) in the channel of CMOS to enhance the carrier transport and consequently to achieve higher drive currents and switching speeds [1]. Ge MOSFETs used to suffer from the lack of a good native oxide which results in

massive interface states, but significant progress has been made recently [2]–[12]. After good initial performance was achieved, attention has been paid to device reliability to pave the way for the debut of Ge CMOS. Bias temperature instability (BTI) of Ge MOSFETs, as the simplest and most common degradation mechanism, attracts massive attention [13]–[19].



**FIGURE 1.** (a) Waveforms of DC stress after discharge (with measurement delay or slow measurement) and AC stress used for BTI lifetime prediction. (b) A replot of figure from [19], which shows the comparison of NBTI lifetime prediction on SiON,  $GeO_2$  and Si-cap/Ge pMOSFETs. The blue arrows show the underestimation of AC effective lifetime due to “additional DC generation” compared to DC stress after discharge approximation.

The improvement of Ge MOSFETs was usually achieved through two routes:  $GeO_2$  directly on Ge [2], [4], [6], [8] or using a Si capping layer [3], [7]. Previous studies reveal that  $GeO_2/Ge$  devices offer higher mobility for both p and n MOSFETs but suffer from poor reliability [19]–[21], while Si-capped devices exhibit a better NBTI reliability compared to Si counterpart [19]. The bulk of previous studies on Ge BTI adopted DC stress [13]–[18], and industry usually predicts AC BTI lifetime from DC stress after introducing a measurement delay either purposely [22] or unintentionally by using a measurement time of 10–100ms [23], as shown in Fig. 1a. The underlying justification is the hypothesis that degradation kinetics under effective AC stress time (stress time \* duty factor) is the same as DC stress kinetics after a delay-induced discharge. We have recently reported that this hypothesis is valid on SiON pMOSFETs but not applicable on  $GeO_2/Ge$  and Si-cap/Ge pMOSFETs subject to NBTI stress. The reason is that  $GeO_2/Ge$  and Si-cap/Ge pMOSFETs contain a lot of Energy Alternating Defects (EAD) [19] which result in a significant “additional DC generation” phenomenon and eventually lead to a significant AC effective lifetime underestimation, as shown in Fig. 1b (data from [19]). EAD were also observed on Si-cap/Ge nMOSFETs [15]. However, whether EAD also exists on  $GeO_2/Ge$  nMOSFETs, and how they impact the AC PBTI lifetime of Ge nMOSFETs, have not been studied yet.



**FIGURE 2.** (a) Schematic cross section of the gate stacks of two types of Ge nMOSFET tested in this work. (b) Pulse IV from a 3  $\mu$ s pulse edge was adopted to monitor the  $V_{th}$ . (c) Constant overdrive stress voltage ( $V_{gst\_ov}$ ) was adopted to achieve a constant oxide electric field throughout the stress tests.

In this work, a comparative study of AC PBTI of germanium nMOSFETs with  $GeO_2/Ge$  and Si-cap/Ge gate stack was carried out. AC-DC-AC alternating PBTI stress tests and energy distribution results clearly reveal that:  $GeO_2/Ge$  nMOSFETs have negligible EAD and EAD-induced “additional DC generation”, while Si-cap nMOSFETs have significant EAD and exhibit clear “additional DC generation” phenomenon under DC after discharge stress compared to AC stress, resulting in an underestimation of AC effective lifetime if using conventional industry-adopted DC stress after discharge approximation.


## II. DEVICES AND EXPERIMENTS

The schematic cross section of the two Ge nMOSFETs’ gate stacks is shown in Fig. 2a. The fabrication process of the two types of nMOSFETs are as follows.


1) As for the  $GeO_2/Ge$  nMOSFET, a 700 nm Ge layer was prepared on a Si wafer, followed by oxidation at 150 °C in atomic oxygen to form 1.2 nm of  $GeO_2$ . A 4 nm  $Al_2O_3$  layer was then deposited and the  $SiO_2$  equivalent oxide thickness (EOT) is 2.35 nm. After the gate metallization with a 10 nm PVD TiN layer, the nMOSFETs were annealed in forming gas at 350 °C for 20 min [21].

2) In terms of the Si-cap/Ge nMOSFET, Si-passivated Ge nMOSFETs were fabricated using a replacement metal gate high-k last process with the gate stack. After dummy gate removal and pre-cleaning, the thin Si layer was epitaxially grown on the Ge channel, followed by laser annealing at 750 °C. The EOT of Si-cap/Ge nMOSFET is 1.40 nm [15].

Using Keysight B1530, arbitrary pulse waveform can be generated to achieve ultrafast pulse measurement. In this work, we employ a three microseconds pulse IV measured from the edge starting at the operating voltage ( $V_{gop}$ ) and stopping at zero to monitor the degradation of threshold voltage ( $V_{th}$ ), as shown in Fig. 2b. Due to the huge PBTI degradation on  $GeO_2/Ge$  nMOSFETs, constant overdrive stress voltage ( $V_{gst\_ov}$ ) was adopted to achieve a constant



**FIGURE 3.** Illustration of AC-DC-AC alternating stress waveform. Constant  $V_{gst\_ov}$  correction is not drawn for simplicity.



**FIGURE 4.** (a) On  $\text{GeO}_2/\text{Ge}$  device, the 2<sup>nd</sup> AC stress can fully recover DC-enhanced charging. (b) On Si-cap/Ge device, the 2<sup>nd</sup> AC stress cannot fully recover the additional defects generated from DC stress.

oxide electric field [24], [25] throughout all stress experiments, as illustrated in Fig. 2c. Unless specified, all the tests are carried out under 125 °C and the AC stress frequency is 10 kHz with a duty factor of 0.5.

### III. RESULTS AND DISCUSSION

#### A. AC-DC-AC ALTERNATING STRESS KINETICS

A straight-forward way to evaluate the difference between DC and AC stress is monitoring the AC-DC-AC alternating stress kinetics on a single device, as shown in Fig. 3. Note for simplicity, constant  $V_{gst\_ov}$  stress was adopted here but not drawn in Fig. 3. Pulse IV measurements were taken at the end of ON stage during AC stress to capture the worst degradation. The whole experiment was accomplished within a single arbitrary waveform generated by B1530, without any test delay in the switch between AC and DC stress.


A typical test result of waveform in Fig. 3 on  $\text{GeO}_2/\text{Ge}$  nMOSFET was shown in Fig. 4a. Note due to the poor

reliability of  $\text{GeO}_2/\text{Ge}$  nMOSFETs, the constant  $V_{gst\_ov}$  correction could enhance the applied  $V_{gst}$  significantly as stress time evolves, hence  $V_{gst\_ov}$  on  $\text{GeO}_2/\text{Ge}$  nMOSFETs cannot be set too high.  $V_{gst\_ov} = 1.1\text{V}$  AC stress was firstly applied and the degradation can be well fitted by a power law against effective stress time. After the 1<sup>st</sup> AC stress, a DC stress phase with the same  $V_{gst\_ov} = 1.1\text{V}$  was introduced, instantly enhanced  $\Delta V_{th}$  due to the trapping of recoverable defects which have a relatively long capture time thus cannot be charged during the 1<sup>st</sup> AC stress phase. After 1ks DC stress, the stress mode switched back to AC stress, resulting in an abrupt drop of  $\Delta V_{th}$  due to the detrapping of extra charged recoverable defects during DC stress. Most of the extra charged recoverable defects are discharged within 100s, as shown by the ceasing of slight  $\Delta V_{th}$  decrease in the 2<sup>nd</sup> AC stress kinetics. After that, AC stress induced degradation starts to take control and  $\Delta V_{th}$  slightly increases.

By extrapolating the power law of 1<sup>st</sup> AC stress, we observed that  $\Delta V_{th}$  in the latter half of 2<sup>nd</sup> AC stress can be well fitted by exactly the same power law of the 1<sup>st</sup> AC stress, implying the inserted DC stress has little impact on the subsequent AC stress on  $\text{GeO}_2/\text{Ge}$  nMOSFETs. A log-log plot is given in Fig. 5a to show this more clearly. Another AC-DC-AC stress kinetics subject to a lower  $V_{gst\_ov} = 0.5\text{V}$  was given to further confirm the observation.


The same test procedure was then performed on Si-cap/Ge nMOSFET, and the results were shown in Fig. 4b. Note due to Si-cap/Ge nMOSFETs possess much better reliability compared to  $\text{GeO}_2/\text{Ge}$  nMOSFETs,  $V_{gst\_ov}$  adopted on Si-cap/Ge nMOSFETs is much higher than  $\text{GeO}_2/\text{Ge}$  nMOSFETs in order to induce enough  $\Delta V_{th}$  for clearer observation. In contrast to  $\text{GeO}_2/\text{Ge}$  nMOSFETs, the degradation in the latter half of 2<sup>nd</sup> AC stress is much higher than the extrapolated value from the 1<sup>st</sup> AC stress phase, as shown in Fig. 4b, indicating the DC stress phase had introduced an “additional DC generation” in the following AC stress phase. Another AC-DC-AC test results under  $V_{gst\_ov} = 1.1\text{V}$  are also given in Fig. 5b, further confirming the existence of “additional DC generation”.

The “additional DC generation” phenomenon and the difference between  $\text{GeO}_2/\text{Ge}$  and Si-cap/Ge nMOSFETs can be explained using the “As-grown Generation (A-G)” model [19], [26]. It has been reported that defects on Ge MOSFETs can be categorized into three types: generated Defects (GD), As-grown Traps (AT), and Energy Alternating Defects (EAD) [14], [15], [19], [27]. GD cannot discharge under 0V and follow the same generation kinetics against effective stress time under DC/AC stress [28], thus can be excluded from the origin of “additional DC generation”. AT’s trapping/detrapping is an elastic tunneling process, resulting in a memoryless charging/discharging kinetics hence should also be irrelevant to the “additional DC generation”. In terms of EAD, according to the first-principles calculations, the basic mechanism of EAD is that, following charging, the defect will go through a lattice relaxation that leads to a




**FIGURE 5.** (a) On  $\text{GeO}_2/\text{Ge}$  device, the 2<sup>nd</sup> AC stress phase induced  $\Delta V_{th}$  in AC-DC-AC stress pattern follows the same generation kinetics as the 1<sup>st</sup> AC stress phase, suggesting no “additional DC generation” by the inserted DC stress phase. (b) On Si-cap/Ge device, the 2<sup>nd</sup> AC stress phase induced  $\Delta V_{th}$  in AC-DC-AC stress pattern is much higher than the extrapolated value from 1<sup>st</sup> AC stress phase, exhibiting an “additional DC generation” by the inserted DC stress phase.

lowering of the energy of the charged state so that it becomes more stable [29], [30]. The charging process of EAD can be elucidated using a double-well model [31], as shown in Fig. 6. EAD trapping is a two-step process, electrons must firstly overcome the 1<sup>st</sup> barrier, and then proceed to overcome the 2<sup>nd</sup> barrier by a field-enhanced relaxation process and reach the deep well [31]. The EAD trapped in the 2<sup>nd</sup> well is thus proportional to the charge density in the 1<sup>st</sup> well. The shallow level of the 1<sup>st</sup> well makes the charge density in the 1<sup>st</sup> well dynamic: it is much less under AC stress because of the short charging time and discharge at  $V_g = 0\text{V}$ , eventually leads to less EAD in the 2<sup>nd</sup> well. In addition, AC ON time can be too short to complete the relaxation responsible for EAD generation. This explains the missing “additional DC generation” on Si-cap/Ge nMOSFETs under AC stress. For  $\text{GeO}_2/\text{Ge}$  nMOSFETs, EAD is negligible compared to AT, thus manifest no difference between DC and AC stress. This also agrees with the report in [15] that EAD in Si-cap/Ge nMOSFETs locate at  $\text{SiO}_2$  layer close to the channel,  $\text{GeO}_2/\text{Ge}$  nMOSFETs do not have  $\text{SiO}_2$  layer in their gate stack, thus contain negligible EAD.



**FIGURE 6.** EAD charging process: EAD trapping in the 2<sup>nd</sup> well requires electrons in the 1<sup>st</sup> well to overcome the 2<sup>nd</sup> barrier, through a field-enhanced relaxation process.



**FIGURE 7.** Illustration of the test waveform of DC and AC “Discharging-based Multiple Pulses (DMP)” technique to extract  $\Delta V_{th}$  energy distribution.

## B. ENERGY DISTRIBUTION UNDER DC AND AC STRESS


The existence of EAD and EAD-induced “additional DC generation” on Si-cap/Ge nMOSFETs but not on  $\text{GeO}_2/\text{Ge}$  nMOSFETs could also be observed through the comparison of energy distribution of  $\Delta V_{th}$  under DC and AC stress. Based on the test-proven “Discharging-based Multiple Pulses (DMP)” technique [32], [33], we can extract the energy distribution of  $\Delta V_{th}$  on  $\text{GeO}_2/\text{Ge}$  and Si-cap/Ge nMOSFETs subject to DC stress. By replacing each DC charging and discharging phases with AC counterparts, the energy distribution of  $\Delta V_{th}$  subject to AC stress can then be obtained, as shown in Fig. 7. Note the charging/discharging time for AC is twice as the values in DC to keep the same effective charging/discharging time for a fair comparison.

A typical result of DC and AC energy distribution is shown in Fig. 8. Again we see on  $\text{GeO}_2/\text{Ge}$  nMOSFETs, DC and AC stress generate the same amount of GD with equivalent effective stress time, exhibits “no additional DC generation”, while on Si-cap/Ge nMOSFETs, a significant “additional DC generation” is clearly observed.

## C. LIFETIME ANALYSIS

Due to the existence of EAD and EAD-induced “additional DC generation”, Si-cap/Ge nMOSFETs’ lifetime cannot be estimated from industry adopted DC stress after discharge





**FIGURE 8.** Comparisons of  $\Delta V_{th}$  energy distribution subject to DC and AC stress on (a)  $\text{GeO}_2/\text{Ge}$  nMOSFETs and (b)  $\text{Si-cap}/\text{Ge}$  nMOSFETs.

approximation method. A comparison of lifetime prediction under AC stress and DC stress after discharge (by purposely insert a 1s measurement delay at 0V) was carried out on  $\text{GeO}_2/\text{Ge}$  and  $\text{Si-cap}/\text{Ge}$  nMOSFETs, as shown in Fig. 9-11. Note constant  $V_{gst\_ov}$  stress was adopted for both stress modes, each  $V_{gst\_ov}$  curve was obtained by averaging the stress kinetics on 3 devices to rule out the device variation.


Fig. 9 shows the degradation kinetics under DC stress after discharge and AC stress against effective stress time on  $\text{GeO}_2/\text{Ge}$  nMOSFETs. Clearly the two different stress modes exhibit exactly the same stress kinetics which can be well fitted by the traditional power law for BTI:

$$\Delta V_{th} = A \cdot V_{gst\_ov}^m \cdot t^n \quad (1)$$


Note the extra small  $V_{gst\_ov}$  in Fig. 9 is in order to make the first  $\Delta V_{th}$  value (effective stress time = 1 s in Fig. 9) smaller than 100 mV, which is the typical failure criteria industry adopts for PBTI, to achieve an effective lifetime within the measurement window.

In contrast to  $\text{GeO}_2/\text{Ge}$  nMOSFETs,  $\text{Si-cap}/\text{Ge}$  nMOSFETs have the “additional DC generation” phenomenon thus DC stress after discharge stress kinetics (Fig. 10a) is higher compared to the AC stress counterpart (Fig. 10b) with the same  $V_{gst\_ov}$ .


A comparison of effective lifetime prediction under DC stress after discharge and AC stress for  $\text{GeO}_2/\text{Ge}$  and  $\text{Si-cap}/\text{Ge}$  nMOSFETs at the failure criteria of  $\Delta V_{th} = 100\text{mV}$



**FIGURE 9.**  $\Delta V_{th}$  under DC stress after discharge exhibits the same kinetics as AC stress on  $\text{GeO}_2/\text{Ge}$  nMOSFETs.



**FIGURE 10.**  $\Delta V_{th}$  under (a) DC stress after discharge is higher compared to (b) AC stress on  $\text{Si-cap}/\text{Ge}$  nMOSFETs.



**FIGURE 11.** Comparisons of  $\text{GeO}_2/\text{Ge}$  and  $\text{Si-cap}/\text{Ge}$  nMOSFETs' predicted lifetime subject to DC stress after discharge and AC stress at the failure criteria of  $\Delta V_{th} = 100\text{mV}$ . The x-axis is discontinuous in the middle for better view.

was shown in Fig. 10. Note the x-axis is discontinuous in the middle to show both effective lifetime clearly. To obtain an effective lifetime of 10 years, the maximum  $E_{ox}$  projected by DC stress after discharge and AC stress is 6.26 MV/cm and 6.86 MV/cm, respectively. The corresponding 10-year overdrive  $V_{dd}$  is 1.47V and 1.61V. By considering the EAD-induced “additional DC generation”, an extra 0.14V 10-year

Vdd design margin is obtained for Si-cap/Ge nMOSFETs to gain higher performance.

#### IV. CONCLUSION

A comparative investigation of AC PBTI of GeO<sub>2</sub>/Ge and Si-cap/Ge nMOSFETs was conducted in this work. Our experiment results showed the major difference between GeO<sub>2</sub>/Ge and Si-cap/Ge nMOSFETs' PBTI is Si-cap/Ge devices contain significant amount of EAD while GeO<sub>2</sub>/Ge devices do not. The difference is speculated to be ascribed to the missing SiO<sub>2</sub> layer in GeO<sub>2</sub>/Ge nMOSFETs according to previous studies. EAD's two-step charging process of EAD leads to an "additional DC generation" on Si-cap/Ge nMOSFETs, resulting in an underestimation of effective lifetime if conventional DC stress after discharge approximation method is adopted. The conclusion can be of great use for process optimization and PBTI reliability improvement of Ge nMOSFETs.

#### REFERENCES

- [1] D. Kuzum *et al.*, "High-mobility Ge N-MOSFETs and mobility degradation mechanisms," *IEEE Trans. Electron Devices*, vol. 58, no. 1, pp. 59–66, Jan. 2011, doi: [10.1109/TED.2010.2088124](https://doi.org/10.1109/TED.2010.2088124).
- [2] R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, "High-mobility Ge pMOSFET with 1-nm EOT Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stack fabricated by plasma post oxidation," *IEEE Trans. Electron Devices*, vol. 59, no. 2, pp. 335–341, Feb. 2012, doi: [10.1109/TED.2011.2176495](https://doi.org/10.1109/TED.2011.2176495).
- [3] S. Sioncke *et al.*, "Si cap passivation for Ge nMOS applications," *Microelectron. Eng.*, vol. 109, pp. 46–49, Sep. 2013, doi: [10.1016/j.mee.2013.03.149](https://doi.org/10.1016/j.mee.2013.03.149).
- [4] C. Lu, C. Lee, T. Nishimura, and A. Toriumi, "Design and demonstration of reliability-aware Ge gate stacks with 0.5 nm EOT," in *VLSI Symp. Tech. Dig.*, 2015, pp. T18–T19, doi: [10.1109/VLSIT.2015.7223686](https://doi.org/10.1109/VLSIT.2015.7223686).
- [5] A. Chasin *et al.*, "Understanding the intrinsic reliability behavior of n-/p-Si and p-Ge nanowire FETs utilizing degradation maps," in *IEDM Tech. Dig.*, 2018, pp. 34.1.1–34.1.4, doi: [10.1109/IEDM.2018.8614542](https://doi.org/10.1109/IEDM.2018.8614542).
- [6] M. Ke, P. Cheng, K. Kato, M. Takenaka, and S. Takagi, "Characterization and understanding of slow traps in GeO<sub>x</sub>-based n-Ge MOS interfaces," in *IEDM Tech. Dig.*, 2018, pp. 34.3.1–34.3.4, doi: [10.1109/IEDM.2018.8614529](https://doi.org/10.1109/IEDM.2018.8614529).
- [7] H. Wan, Y. Hong, Y. Cheng, and M. Hong, "BTI Characterization of MBE Si-capped Ge gate stack and defect reduction via forming gas annealing," in *Proc. IRPS*, 2019, pp. 1–4, doi: [10.1109/IRPS.2019.8720567](https://doi.org/10.1109/IRPS.2019.8720567).
- [8] M. Ke, M. Takenaka, and S. Takagi, "Reduction of slow trap density in Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>N<sub>y</sub>/n-Ge MOS interfaces by PPN-PPO process," *IEEE Trans. Electron Devices*, vol. 66, no. 12, pp. 5060–5064, Dec. 2019, doi: [10.1109/TED.2019.2948074](https://doi.org/10.1109/TED.2019.2948074).
- [9] D.-B. Ruan, K.-S. Chang-Liao, S.-H. Yi, H.-I. Yeh, and G.-T. Liu, "Low equivalent oxide thickness and leakage current of pGe MOS device by removing low oxidation state in GeO<sub>x</sub> with H<sub>2</sub> plasma treatment," *IEEE Electron Device Lett.*, vol. 41, no. 4, pp. 529–532, Apr. 2020, doi: [10.1109/LED.2020.2971635](https://doi.org/10.1109/LED.2020.2971635).
- [10] D. Xie, E. Simoen, H. Chen, H. Arimura, and N. Horiguchi, "Impact of dummy gate removal and a silicon cap on the low-frequency noise performance of Germanium nFinFETs," *IEEE Trans. Electron Devices*, vol. 67, no. 11, pp. 4713–4719, Nov. 2020, doi: [10.1109/TED.2020.3019366](https://doi.org/10.1109/TED.2020.3019366).
- [11] S. Yuan, Z. Chen, J. Li, M. Tian, and R. Zhang, "Impact of electrical stress on defect generation in thin GeO<sub>2</sub>/Ge gate stacks fabricated by thermal oxidation," *IEEE Trans. Electron Devices*, vol. 67, no. 6, pp. 2516–2521, Jun. 2020, doi: [10.1109/TED.2020.2989247](https://doi.org/10.1109/TED.2020.2989247).
- [12] D.-B. Ruan, K.-S. Chang-Liao, W.-Y. Hsu, S.-H. Yi, and Y.-J. Lee, "Low EOT and oxide traps for p-substrate Ge MOS device with hafnium nitride interfacial layer," *Vacuum*, vol. 179, Sep. 2020, Art. no. 109479, doi: [10.1016/j.vacuum.2020.109479](https://doi.org/10.1016/j.vacuum.2020.109479).
- [13] B. Kaczer, J. Franco, J. Mitard, P. J. Roussel, A. Veloso, and G. Groeseneken, "Improvement in NBTI reliability of Si-passivated Ge/high-*k*/metal-gate pFETs," *Microelectron. Eng.*, vol. 86, nos. 7–9, pp. 1582–1584, 2009, doi: [10.1016/j.mee.2009.03.061](https://doi.org/10.1016/j.mee.2009.03.061).
- [14] J. Ma *et al.*, "NBTI of Ge pMOSFETs: Understanding defects and enabling lifetime prediction," in *IEDM Tech. Dig.*, 2014, pp. 34.2.1–34.2.4, doi: [10.1109/IEDM.2014.7047166](https://doi.org/10.1109/IEDM.2014.7047166).
- [15] P. Ren *et al.*, "Understanding charge traps for optimizing Si-passivated Ge nMOSFETs," in *VLSI Symp. Tech. Dig.*, 2016, pp. 1–2, doi: [10.1109/VLSIT.2016.7573367](https://doi.org/10.1109/VLSIT.2016.7573367).
- [16] D. Kuzum *et al.*, "Ge-interface engineering with ozone oxidation for low interface-state density," *IEEE Electron Device Lett.*, vol. 29, no. 4, pp. 328–330, Apr. 2008, doi: [10.1109/LED.2008.918272](https://doi.org/10.1109/LED.2008.918272).
- [17] J. Franco *et al.*, "Understanding the suppressed charge trapping in relaxed- and strained-Ge/SiO<sub>2</sub>/HfO<sub>2</sub> pMOSFETs and implications for the screening of alternative high-mobility substrate/dielectric CMOS gate stacks," in *IEDM Tech. Dig.*, 2013, pp. 15.2.1–15.2.4, doi: [10.1109/IEDM.2013.6724634](https://doi.org/10.1109/IEDM.2013.6724634).
- [18] G. Groeseneken *et al.*, "BTI reliability of advanced gate stacks for beyond-silicon devices: Challenges and opportunities," in *IEDM Tech. Dig.*, 2014, pp. 34.4.1–34.4.4, doi: [10.1109/IEDM.2014.7047168](https://doi.org/10.1109/IEDM.2014.7047168).
- [19] J. Ma *et al.*, "AC NBTI of Ge pMOSFETs: Impact of energy alternating defects on lifetime prediction," in *VLSI Symp. Tech. Dig.*, 2015, pp. T34–T35, doi: [10.1109/VLSIT.2015.7223692](https://doi.org/10.1109/VLSIT.2015.7223692).
- [20] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka, and S. Takagi, "High performance GeO<sub>2</sub>/Ge nMOSFETs with source/drain junctions formed by gas phase doping," in *IEDM Tech. Dig.*, 2009, pp. 1–4, doi: [10.1109/IEDM.2009.5424248](https://doi.org/10.1109/IEDM.2009.5424248).
- [21] J. Ma *et al.*, "Energy distribution of positive charges in Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge pMOSFETs," *IEEE Electron Device Lett.*, vol. 35, no. 2, pp. 160–162, Feb. 2014, doi: [10.1109/led.2013.2295516](https://doi.org/10.1109/led.2013.2295516).
- [22] *Quality System Handbook*, Intel, San Jose, CA, USA, 2009, pp. 19–22.
- [23] V. Huard and M. Denais, "Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in PMOS transistors," in *Proc. IRPS*, 2004, pp. 40–45, doi: [10.1109/RELPHY.2004.1315299](https://doi.org/10.1109/RELPHY.2004.1315299).
- [24] R. Gao *et al.*, "Reliable time exponents for long term prediction of negative bias temperature instability by extrapolation," *IEEE Trans. Electron Devices*, vol. 64, no. 4, pp. 1467–1473, Apr. 2017, doi: [10.1109/ted.2017.2669644](https://doi.org/10.1109/ted.2017.2669644).
- [25] R. Gao, Z. Ji, J. F. Zhang, J. Marsland, and W. D. Zhang, "As-grown-generation model for positive bias temperature instability," *IEEE Trans. Electron Devices*, vol. 65, no. 9, pp. 3662–3668, Sep. 2018, doi: [10.1109/TED.2018.2857000](https://doi.org/10.1109/TED.2018.2857000).
- [26] R. Gao *et al.*, "Predictive as-grown-generation (A-G) model for BTI-induced device/circuit level variations in nanoscale technology nodes," in *IEDM Tech. Dig.*, 2016, pp. 31.4.1–31.4.4, doi: [10.1109/IEDM.2016.7838520](https://doi.org/10.1109/IEDM.2016.7838520).
- [27] J. Ma *et al.*, "A comparative study of defect energy distribution and its impact on degradation kinetics in GeO<sub>2</sub>/Ge and SiON/Si pMOSFETs," *IEEE Trans. Electron Devices*, vol. 63, no. 10, pp. 3830–3836, Oct. 2016, doi: [10.1109/ted.2016.2597540](https://doi.org/10.1109/ted.2016.2597540).
- [28] Z. Ji *et al.*, "A test-proven As-grown-Generation (A-G) model for predicting NBTI under use-bias," in *VLSI Symp. Tech. Dig.*, 2015, pp. T36–T37, doi: [10.1109/VLSIT.2015.7223693](https://doi.org/10.1109/VLSIT.2015.7223693).
- [29] D. Liu, Y. Guo, L. Lin, and J. Robertson, "First-principles calculations of the electronic structure and defects of Al<sub>2</sub>O<sub>3</sub>," *J. Appl. Phys.*, vol. 114, no. 8, 2013, Art. no. 083704, doi: [10.1063/1.4818475](https://doi.org/10.1063/1.4818475).
- [30] J. Weber, A. Janotti, and C. Van de Walle, "Native defects in Al<sub>2</sub>O<sub>3</sub> and their impact on III-V/Al<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor-based devices," *J. Appl. Phys.*, vol. 109, no. 3, 2011, Art. no. 033715, doi: [10.1063/1.3544310](https://doi.org/10.1063/1.3544310).
- [31] T. Grassler, B. Kaczer, W. Goes, T. Aichinger, P. Hehenberger, and M. Nelhiebel, "A two-stage model for negative bias temperature instability," in *Proc. IRPS*, 2009, pp. 33–44, doi: [10.1109/IRPS.2009.5173221](https://doi.org/10.1109/IRPS.2009.5173221).
- [32] S. W. M. Hatta *et al.*, "Energy distribution of positive charges in gate dielectric: Probing technique and impacts of different defects," *IEEE Trans. Electron Devices*, vol. 60, no. 5, pp. 1745–1753, May 2013, doi: [10.1109/ted.2013.2255129](https://doi.org/10.1109/ted.2013.2255129).
- [33] X. F. Zheng, W. D. Zhang, B. Govoreanu, J. F. Zhang, and J. V. Houdt, "A discharge-based multi-pulse technique (DMP) for probing electron trap energy distribution in high-*k* materials for flash memory application," in *IEDM Tech. Dig.*, 2009, pp. 1–4, doi: [10.1109/IEDM.2009.5424403](https://doi.org/10.1109/IEDM.2009.5424403).