

**DEFECTS AND LIFETIME  
PREDICTION OF GERMANIUM  
MOSFETS**

**JIGANG MA**

A thesis submitted in partial fulfilment of the  
requirements of Liverpool John Moores University for  
the degree of Doctor of Philosophy

**September 2014**

*To my family*

## Acknowledgements

First and foremost, I would like to thank my supervisor, Professor Jian Zhang, for his continuous support, guidance and encouragement throughout my research project. I owe my professional development and confidence to Jian for his critical thinking and strong heart as well as fighting together with me through the dark night. It always encourages me to stand up and face the difficulties when I recall the words “where there is a will, there will be a way!”

I would also thank Professor Weidong Zhang, who instructed me by his words and deed. He offered me a lot of great insights that strengthen the fruitful discussion and make the work more efficient. He also helped me in better organizing the thesis.

I also owe a lot of gratitude to Dr. Zhigang Ji for his restless efforts and hardworking with me. He sets an example of hardworking, with proficient programming skills and agile thinking.

And I would also like to thank Dr. Benbakhti Brahim, who helped me a lot for the simulation work. His patient explanation inspires me to move forward step by step.

I learned a lot from the former and present members of LJMU microelectronics reliability and characterization group: Dr. Meng Duan, Dr. Baojun Tang, Dr. Lin Lin, Dr. Sharifah Fatmadiana Wan Muhamad Hatt, Dr. Xuefeng Zheng, Colin Robinson, Zheng

Chai, Rui Gao and Azriff Manut, who did solid work in developing techniques for characterizing the defects in MOSFETs. And I have special thanks for my MSc. supervisor, Professor Xiaohua Ma. Thanks for all the help and harmonious relationship.

My research and living would not be possible without the funding from the EPSRC and School of Engineering. I am also grateful to our project partner, Professor Steve Hall in the University of Liverpool, Professor John Robertson in the University of Cambridge and the colleagues in the Interuniversity Microelectronics Research Centre (IMEC). It was an honour for me to present in the research seminars held in either Liverpool or Cambridge, which will be a treasure in my whole life.

I had great days in office 509B and great time with friends made along the way: Chee Shen Lim, Hang Seng Che, Kumaran Rajarathinam, Yusheng Liu, Ahmed Abd Elhadi and Ab Rahim A'Zraa Afhzan, Sonny-Jay Woodhouse, Charlie Bragg and Di Zhang, who made my days humorous and colourful in multi-cultures. I owe sincere thanks to my roommates for the long-standing friendship and I have special thanks to my friends, Bo Wang, Huilong Zhang and Shanyue Guan, for their caring, listening and understanding.

Last, but not least, I would like to express my deepest love to my parents for their unconditional support and dedication. Finally, I wish my grandparents could share the joy deep in my heart and the blessing for their happiness in the paradise.

## Abstract

To continue improving device speed, much effort has been made to replace Si by high mobility semiconductors. Ge is considered as a strong candidate for pMOSFETs due to the high hole mobility. Two approaches have been demonstrated: high-k/Si-cap/Ge and high-k/GeO<sub>2</sub>/Ge. Negative Bias Temperature Instability (NBTI) is still one of the main reliability issues, limiting the device lifetime. In this project, it is found that the conventional lifetime prediction method developed for Si is inapplicable to Ge devices and defect properties in Ge and Si MOSFETs are different.

The threshold voltage degradation in Ge can be nearly 100% recovered under a much lower temperature than that in Si devices. The defect losses observed in Si devices were absent in Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>. The generation of interface states is insignificant and the positive charges in GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> on Ge dominate the NBTI. These positive charges do not follow the same model as those in SiON/Si and an energy-alternating model has been proposed: there are a spread of energy levels of neutral hole traps below  $E_v$  and they lift up after charging, and return below  $E_v$  after neutralization.

The energy distribution of positive charges in the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge gate stack was studied by the Discharge-based Multi-pulse (DMP) Technique. The different stress-time dependence of defects below  $E_v$  and around  $E_c$  indicates that they originate from different defects. Quantization effect, Fermi level pinning, and discharge voltage step were considered. The defect differences in terms of the energy level were investigated

by using the DMP technique and the energy alternating model is verified by the defect energy distribution.

Based on the understanding of different defect behavior, a new NBTI lifetime prediction method was developed for Ge MOSFETs. Energy alternating defects were separated from as-grown hole traps (AHT), which enables to restore the power law for NBTI kinetics with a constant power exponent. The newly developed Ge method was applicable for NBTI lifetime prediction of the state-of-the-art Si-cap/Ge and GeO<sub>2</sub>/Ge MOSFETs. When compared with SiON/Si, the optimized Si-cap/Ge shows superior reliability, while GeO<sub>2</sub>/Ge is inferior and needs further optimization. Preliminary characterization was also carried out to investigate the impacts of energy levels and characteristic times of different defects on the frequency and duty factor dependence of AC NBTI degradation.

# Contents

<b>Acknowledgements.....</b>	<b>I</b>
<b>Abstract.....</b>	<b>III</b>
<b>Contents</b>	
<b>List of Abbreviations</b>	
<b>List of Symbols</b>	
<b>1 Introduction of the project .....</b>	<b>1</b>
1.1 Research concerns and rationale .....	1
1.2 Objectives of the project.....	3
1.3 Novelty and originality of the research .....	4
1.4 Organization of the thesis.....	5
<b>2 A review of Germanium MOSFETs and challenges in advanced CMOS     technology.....</b>	<b>8</b>
2.1 Historical overview .....	8
2.2 The properties of Germanium .....	10
2.3 Ge surface passivation and defects.....	12
2.3.1 High-k/GeO <sub>2</sub> /Ge structure.....	13
2.3.2 High-k/SiO <sub>2</sub> /Si-cap/Ge structure.....	15

2.4	Reliability issues in Ge MOSFETs .....	17
2.4.1	Positive charges (PCs) in oxide.....	17
2.4.2	Negative bias temperature instability (NBTI).....	18
2.4.3	Positive bias temperature instability (PBTI).....	20
2.4.4	Hot carrier (HC) degradation .....	21
2.5	NBTI models .....	22
2.5.1	Reaction-Diffusion Model .....	23
2.5.2	Hole Trapping Model .....	24
2.5.3	Two Stage Model .....	26
2.5.4	As-grown-Generation (A-G) Model .....	27
2.6	Summary .....	29
<b>3</b>	<b>Experimental Facilities and Characterization Techniques .....</b>	<b>30</b>
3.1	Introduction .....	30
3.2	System and Instrumentation .....	30
3.3	Layout of Ge samples .....	33
3.4	Conventional Characterization Techniques.....	34
3.4.1	Conventional Id-Vg (DC I-V) Technique .....	34
3.4.2	Charge Pumping (CP) Technique .....	36
3.4.3	Conventional Capacitance Voltage (C-V) Technique.....	39

3.5	Limitation of conventional Techniques for Ge MOSFETs .....	43
3.6	Stress-and-Sense Methodology .....	45
3.6.1	Typical Methodology .....	45
3.6.2	Integration of multiple types of measurements .....	46
3.7	Advanced Characterization Techniques .....	47
3.7.1	Pulsed Id-Vg (Pulsed I-V) Technique .....	47
3.7.2	Ultra-Fast Pulsed (UFP) Technique .....	49
3.7.3	Ultra-Fast On-The-Fly (OTF) Technique .....	50
3.7.4	Discharge-based Multi-Pulse (DMP) Technique .....	51
3.8	Summary .....	53
<b>4</b>	<b>Initial NBTI Characterization and Defects Properties in Ge MOSFETs .....</b>	<b>54</b>
4.1	Introduction .....	54
4.2	Devices and Measurement Procedure .....	55
4.2.1	Device Process and Test Procedure .....	55
4.2.2	Determination of Electric Field and Measurement Time (tm) .....	57
4.3	Impact of Stress Electric Field on NBTI of GeO <sub>2</sub> /Ge .....	59
4.3.1	Traditional Vg-accelerated Lifetime Prediction Method .....	59
4.3.2	NBTI under Different Stress Electric Field .....	60
4.4	Effects of Stress Temperature and Anneal .....	62

4.4.1	Effect of Stress Temperature.....	62
4.4.2	Effect of Anneal .....	65
4.5	Contribution of Interface States Generation.....	67
4.5.1	Charge Pumping Measurement.....	68
4.5.2	Estimation of Interface States Generation .....	69
4.5.2	Confirmation by Id-Vg Measurement.....	71
4.6	Positive charges in dielectric: energy switching model .....	71
4.6.1	Properties of Positive charges (PC).....	72
4.6.2	Energy Alternating Model.....	75
4.7	Summary .....	78
<b>5</b>	<b>Hole Trap Energy Distribution by Discharge-based Multi-pulse (DMP) Technique.....</b>	<b>80</b>
5.1	Introduction .....	80
5.2	Principle of Discharge-based-Pulse (DMP) Technique .....	81
5.2.1	DMP Technique for Probing Hole Traps .....	81
5.2.2	Charge Polarity of Hole Traps .....	82
5.3	Measurement Time and Experimental Procedure .....	84
5.3.1	Measurement Time (tm).....	84
5.3.2	Experimental Procedure .....	86

5.4	Energy distribution of Hole Traps in GeO <sub>2</sub> /Ge Gate Stack.....	87
5.4.1	Energy distribution of Hole Traps.....	87
5.4.2	Contribution of Interface States .....	89
5.4.3	Effects of Stress Time .....	92
5.5	Quantization and Fermi Level Pinning Effects .....	93
5.5.1	Quantization Effect .....	93
5.5.2	Fermi Level Pinning Effect.....	95
5.5.3	Discharge Voltage Step.....	96
5.6	Understanding of Defect Differences and Energy Alternating .....	97
5.6.1	Defect Differences .....	98
5.6.2	Energy Alternating Defects (EAD) Model .....	101
5.6.3	Confirmation of Energy Alternating Defects.....	101
5.6.4	Charging/Discharging via Tunneling.....	104
5.7	Summary .....	105
<b>6</b>	<b>Investigation of NBTI lifetime prediction and AC kinetics in Germanium</b>	
	<b>pMOSFETs .....</b>	<b>107</b>
6.1	Introduction .....	107
6.2	Devices and experiments.....	110
6.3	As-grown hole traps (AHT) and EAD separation .....	111

6.4	Restore power law and enable lifetime prediction in Ge .....	114
6.5	Lifetime prediction in Si-cap/Ge and device optimization.....	116
6.5.1	Energy Profile of AHTs in Si-cap/Ge .....	116
6.5.2	Application of Ge method in Si-cap/Ge.....	118
6.5.3	Lifetime prediction of Si-cap/Ge and process optimization .....	119
6.6	Initial investigation of characteristic time of defects in GeO <sub>2</sub> /Ge devices and its impact on NBTI under AC stress conditions .....	120
6.6.1	Measurement procedure.....	121
6.6.2	Impact of stress bias and temperature on AC NBTI behaviors in GeO <sub>2</sub> /Ge. ....	122
6.6.3	Charging/Discharging Characteristic time of AHTs.....	126
6.7	Defects properties and initial understanding of AC behavior in Si-cap/Ge devices.....	128
6.7.1	Frequency and Duty Factor Characteristics .....	128
6.7.2	Defects Properties in Si-cap/Ge devices .....	129
6.7.3	Impact of Charging/Discharging Characteristic time on AC behavior... ..	132
6.8	Summary .....	133
<b>7</b>	<b>Summary and Future work.....</b>	<b>135</b>
7.1	Summary .....	135
7.1.1	Initial NBTI characterization and defects properties in Ge MOSFETs.. ..	136

7.1.2	Energy Distribution of Hole Traps in Ge MOEFETs .....	137
7.1.3	Investigation of defects behavior and enabling NBTI lifetime prediction in Ge pMOSFETs.....	138
7.2	Future work .....	139
	<b>References .....</b>	<b>142</b>
	<b>List of Publications</b>	

## List of Abbreviations

<i>Abbreviation</i>	<i>Signification</i>
GeO <sub>2</sub>	Germanium dioxide
High-k	High dielectric constant/permittivity
SiON	Silicon Oxide Nitride
HfO <sub>2</sub>	Hafnium dioxide
Al <sub>2</sub> O <sub>3</sub>	Aluminum oxide
NBTI	Negative Bias Temperature Instability
PBTI	Positive Bias Temperature Instability
TDDDB	Time Dependent Dielectric Breakdown
HC	Hot Carrier
PCs	Positive Charges
EOT	Equivalent Oxide Thickness
CP	Charge Pumping
TC	Transfer Curve
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
TaN	Tantalum Nitride
TiN	Titanium Nitride
DMP	Discharge-based Multi-Pulse
CNL	Charge Neutrality Level
FLP	Fermi Level Pinning

*List of Abbreviations*

---

CCS	Capture Cross Section
AHT	As-grown Hole Traps
CPC	Cyclic Positive Charge
ANPC	Anti-Neutralized Hole Traps

## List of Symbols

<i>Symbol</i>	<i>Description</i>	<i>Unit</i>
$N_c$	Effective density of states in conduction band	$\text{cm}^{-3}$
$N_v$	Effective density of states in valence band	$\text{cm}^{-3}$
$\sigma_i$	Capture cross section	$\text{cm}^2$
$C_{ox}$	Oxide capacitance	F
$C_{lf}$	Low-frequency substrate capacitance	F
$C_s$	Semiconductor capacitance	F
$f$	Frequency	Hz
$E_f$	Fermi level	eV
$E_{ox}$	Oxide electric field	MV/cm
$E_v$	Valence band	eV
$E_c$	Conduction band	eV
$g_m, G_m$	Transconductance	S
$I_d$	Drain current	A
$I_g$	Gate current	A
$I_s$	Source current	A
$I_{cp}$	Charge pumping current	A
$L$	Gate channel length	$\mu\text{m}$
$W$	Gate channel width	$\mu\text{m}$
$D_{it}$	Interface trap density	$\text{eV}^{-1}\text{cm}^{-2}$

*List of Symbols*

---

$N_{it}$	Interface trap density	$\text{cm}^{-2}$
$q$	One electron charge	C
$R$	Feedback resistance	$\Omega$
$G$	Conductance	S
$\Phi_s$	Surface potential	
$V_d$	Drain voltage	V
$V_{out}$	Output voltage	V
$T$	Temperature	$^{\circ}\text{C}$
$n$	Power exponent	
$m$	Time-to-failure exponent	
$\gamma$	Voltage acceleration exponent	
$t_m$	Measurement time	sec
$t_s$	Stress time	sec
$V_{discharge}$	Gate voltage applied during discharge	V
$V_{fb}$	Flat band voltage	V
$V_g$	Voltage applied on the gate	V
$V_{ov}$	Overdrive voltage	V
$V_{th}$	Threshold voltage	V
$V_{th0}$	Fresh threshold voltage	V
$\Delta V_{th}$	Threshold voltage shift	V
$V_{gst}$	Stress voltage applied on the gate	V
$V_{g\_rec}$	Recovery voltage applied on the gate	V

# 1 Introduction of the project

## 1.1 Research concerns and rationale

The downscaling of Si MOSFETs is approaching its end since the device is running out of atoms and its leakage and variability are becoming intolerable [1-6]. To continue improving device speed, much effort has been made to replace Si by high mobility semiconductors [1-4]. Ge is a strong candidate, especially for pMOSFETs because its intrinsic hole mobility is about 4 times of that for Si. Promising results have already been demonstrated for Ge pMOSFETs through two approaches: high-k/Si-cap/Ge [1, 2, 4] and high-k/GeO<sub>2</sub>/Ge [2, 3, 7-9]. Interface states can be as low as that for SiO<sub>2</sub>/Si [7, 8, 10] and the potential for fabricating Ge nMOSFETs has been demonstrated [7, 11, 12]. The process for fabricating Ge MOSFETs is becoming sufficiently mature and reproducible to warrant research into their reliability [13-15]. Good TDDB data were obtained [14], but electron trapping is high [16], similar to that in the early stage of developing high-k/SiON stack for Si [17-20]. For Si-based CMOS technologies, the negative bias temperature instability (NBTI) is the most severe reliability issue, since it results in a lifetime of pMOSFETs shorter than that of nMOSFETs [21, 22]. With Si-capped Ge MOSFETs, it has been reported that NBTI can be lower than its Si counterpart [2, 14, 15, 23]. For the Ge pMOSFETs without a Si-cap layer, however, there is little information available on the NBTI and the properties of defects responsible

for it. The works for NBTI in Si devices report that there are three types of positive charges: AHT (As-grown Hole Trap), ANPC (Anti-Neutralization Positive Charge), and CPC (Cyclic Positive Charge) [17-20]. For the purpose of comparison, the initial NBTI characterization is carried out on Ge MOSFETs as referred to the framework of defects in Si MOSFETs.

Efforts were made to extract the energy distribution of PCs [24, 25], but they used the slow quasi-DC measurement, hence did not capture the defects that discharged rapidly. Moreover, they only provide distribution within the bandgap. As a result, two types of PCs, AHT and ANPC, were not covered by these early works [24, 25]. A discharge-based multiple pulse (DMP) technique has been developed recently to evaluate the different types PCs in Si device [26]. Attempts have also been made in high mobility channel devices, however, only energy distribution of the interface traps [27] and PBTI induced border traps [28] were characterized. There is little information on the PCs induced by NBTI in  $\text{Al}_2\text{O}_3/\text{GeO}_2/\text{Ge}$  pMOSFETs. To assist in the understanding and further minimization, it is desirable to know their energy distribution, which also provides the PC density at a given surface potential needed for simulating the NBTI impact on devices and circuits in the future.

It has been found out that traditional lifetime prediction method with DC measurement cannot be applied to Ge with  $\text{Al}_2\text{O}_3/\text{GeO}_2$  gate stack, due to the non-constant power exponent under different stress conditions [29]. The reason was unknown at that time. It was reported that Si-cap/Ge device has superior reliability, but NBTI degradation in Si-

cap Ge devices by DC measurement cannot be described by power law [30]. Its lifetime,  $\tau$ , cannot be predicted by power law extrapolation, either [30, 31]. This holds for both Si-cap and GeO<sub>2</sub> based gate stacks in Ge devices, albeit NBTI for GeO<sub>2</sub>/Ge is higher [32]. Reproducible results can be achieved for the state-of-art Germanium process, but little is known about the defects. When measured by the fast pulse technique, the existing NBTI prediction method is inapplicable for both Si-cap/Ge and Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge, preventing reliable lifetime prediction. It is essential to develop a new lifetime prediction method for Ge devices, to assist in further process and device optimization.

## 1.2 Objectives of the project

To understand the properties of defects responsible for NBTI in Ge MOSFETs, the initial characterization compares the NBTI of Ge and Si devices, including the impact of stress electric field and stress temperature, the effects of annealing and measurement temperature and defect losses. Contribution of interface states generation will be estimated by using charge pumping technique. An energy alternating model will be proposed to explain the differences.

The second objective is to study the energy distribution of positive charges in the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge gate stack. Discharge-based Multi-pulse (DMP) Technique will be adapted to characterize the impact of stress time on the energy distribution. Quantization effect, Fermi level pinning effect and discharge voltage step will be further evaluated for

the DMP application on Ge devices. The energy alternating model will be verified by the defect energy distribution.

Finally, with the knowledge of trap energy level, the behavior of different defects during DC and AC NBTI stress in Ge device will be investigated, which enables us to develop a new NBTI lifetime prediction method for Ge MOSFETs. Energy alternating defects will be separated from as-grown hole traps (AHT) to restore power law for NBTI kinetics with constant power exponents. The NBTI lifetime of the state-of-the-art Si-cap/Ge will be predicted by the newly developed Ge method with power law extrapolation. Three CMOS technology systems, consisting of SiO<sub>2</sub>/Si, GeO<sub>2</sub>/Ge and Si-cap/Ge, will be further evaluated, which shows process and device optimization needed. Impacts of energy levels and characteristic times of different defects on the frequency and duty factor dependence of AC NBTI degradation will be examined.

### **1.3 Novelty and originality of the research**

- 1) For the first time, a detailed and systematic NBTI characterization was carried out and compared with Si device, focusing on the defect properties in Ge MOSFETs.
- 2) The energy distribution of hole traps in Ge MOSFETs was extracted by adapting the Discharge-based Multi-pulse (DMP) Technique.
- 3) An energy alternating defect model is proposed and verified from both slow and fast measurements for Ge NBTI.

- 4) A new NBTI lifetime prediction method is developed for Ge devices, based on the understanding of differences from the generated defects in Si.
- 5) This method is applied to Si-cap/Ge devices and NBTI Lifetime in SiO<sub>2</sub>/Si, GeO<sub>2</sub>/Ge and Si-cap/Ge is compared to show the process improvement achieved and further device optimization needed.
- 6) For the first time, the impact of energy levels and characteristic times of defects on the AC NBTI in Ge MOSFETs is investigated.

## **1.4 Organization of the thesis**

The thesis is organized as follows:

Chapter 2 gives a review of CMOS technology and challenges in advanced Germanium MOSFETs. The fundamental properties of Germanium are compared with Si and III-V devices. Ge surface passivation and defects are discussed in two main Ge structures: high-k/GeO<sub>2</sub>/Ge and high-k/SiO<sub>2</sub>/Si-cap/Ge. Reliability issues are introduced in Ge MOSFETs, such as Positive charges (PCs) in oxide, Negative bias temperature instability (NBTI), Positive bias temperature instability (PBTI) and Hot carrier (HC) degradation. NBTI models, including Reaction-Diffusion Model, Hole Trapping Model, Two Stage Model, As-grown Generation (A-G) Model are discussed individually in this chapter.

Chapter 3 introduces the experimental system and techniques for characterizing Ge pMOSFETs. Conventional techniques consist of the DC Id-Vg Technique, Charge Pumping (CP) Technique, Capacitance Voltage (C-V) Technique and Conductance Technique. Limitations of conventional techniques application for Ge MOSFET are reviewed. The advantages of the advanced techniques in characterizing Ge devices are discussed, including the Pulse Id-Vg (Pulsed I-V) Technique, Ultra-Fast Pulsed (UFP) Technique, Ultra-Fast On-The-Fly (OTF) Technique and Discharge-based Multi-Pulse (DMP) Technique.

Chapter 4 presents the initial characterization of NBTI for Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> and its comparison with Si samples. Similar to Si samples, NBTI is activated both electrically and thermally for Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>. Similarities and differences are discussed, including the impact of stress electric field and stress temperature, the effects of anneal and measurement temperature and defect losses. Contributions of interface states generation are estimated by using charge pumping technique and confirmed further by Id-Vg measurement. An energy alternating model is proposed to explain the defect differences between Ge and Si devices.

Chapter 5 studies the energy distribution of PCs in the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge gate stack characterized by Discharge-based Multi-pulse (DMP) Technique. Principle of DMP techniques is described and the charge polarity of hole traps is explained. Disturbance from the trapping/detrapping during the measurement is discussed. Energy distribution of PCs in the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge gate stack is characterized. The contribution of interface

states and effects of stress time were further discussed. Quantization effect, Fermi level pinning effect and discharge voltage step are further evaluated for the DMP application on Ge devices. Energy alternating defects are verified through their energy distribution.

Chapter 6 further demonstrates that the defects behave differently in Ge and Si devices. Energy alternating defects exist in Ge devices, which were separated from as-grown hole traps (AHT) to restore power law NBTI kinetics with constant power exponents. The developed Ge method was applicable in Si-cap/Ge devices. NBTI Lifetime is predicted with power law extrapolation for three CMOS technologies to show improvement achieved and the further process/device optimization needed. Si-cap/Ge shows superior reliability while GeO<sub>2</sub>/Ge needs further optimization. Also, the impact of defects on the AC NBTI in Ge MOSFETs is evaluated.

Chapter 7 summarizes the thesis and draws conclusions. The topics and direction for future works are discussed.

# 2 A review of Germanium MOSFETs and challenges in advanced CMOS technology

## 2.1 Historical overview

Germanium was the semiconductor material used to develop the first transistor by J. Bardeen and W.H. Brattain at Bell Laboratories in 1947 [33], as shown in Fig. 2.1. This invention created a large number of novel solid state electron device applications thereafter, dominating the markets in 1950s to 1970s. From early 1970s, silicon started to replace germanium after high quality silicon wafer were made available, and also because  $\text{SiO}_2$  provided a highly stable and naturally high quality interface with silicon substrate in MOSFET structures.




Fig. 2.1 (a) The first point contact Ge amplifier [34] and (b) schematic of semiconductor triode [33]

In 1959, the first integrated circuit was invented by Jack Kilby at Texas Instruments [35] and Robert Noyce at Fairchild Semiconductor [36], which allowed the integration of multiple devices in one chip. The mass production is then enabled after the development of processes for complementary metal–oxide–semiconductor (CMOS) integration technology by Frank Wanlass in 1963 [37]. Since then, ultra large scale integration (ULSI) chips with high speed, high density integration and low power consumption have been achieved by shrinking the feature sizes of transistors over the past fifty years.

The downscaling trend was first described by Moore’s Law in 1965 [38], which is the observation that the number of transistors in the integrated circuit doubles in about every two years. This exponential improvement has been the driving force to enhance the performance and reduce the cost, which provides the incentive for semiconductor industry to keep pursuing the down-scaling. In order to further scale down beyond the 45 nm technology nodes following the Moore’s law,  $\text{SiO}_2$ , which had already reached its minimum physical thickness of 1~2 nm for preventing excessively large leakage current, was no longer viable and had been combined with the high-k dielectric at 45nm technology node by Intel in 2007 [39]. For technology beyond the 20 nm node, there are a number of physical limitations to be overcome for achieving higher performance on the Si CMOS. This has become increasingly difficult so that equivalent scaling cycle has slowed down to three years rather than two. Using novel device structures and materials is becoming more and more important for further boosting the performance.

In order to gain adequate drive current for highly scaled MOSFETs, channel materials

with high charge carrier mobility, such as III-V or germanium, are needed. Implementation of non-classical CMOS channel materials is planned to replace Si from 2021 to 2028 according to the International Technology Roadmap for Semiconductor (ITRS) [40]. This has motivated extensive revisits of germanium as an alternative semiconductor material to be integrated with the silicon CMOS platform for building transistors with enhanced performance [40, 41]. Fig. 2.2 shows logic device roadmap in IMEC, highlighting the research underway down to 5nm node. Power was a concern in high performance logic devices and efforts have been made to lower the power supply  $V_{dd}$ . For the 7nm node, it is believed that the channel will need to be replaced by high mobility material, Ge for pMOSFETs and InGaAs for nMOSFETs [42].




Fig. 2.2 Logic device Roadmap in IMEC 2014 [42]. It highlights the research future down to 5 nm node.

## 2.2 The properties of Germanium

Germanium has fundamental advantages over Si, as shown by the physical properties listed in Table 2.1 [43]. The mobility, band gap and dielectric constant are also

compared between group IV and III-V semiconductors in Table 2.2. It shows that the electron and hole mobility of Ge is higher than that of Si by a factor of about two and four, respectively. Electron mobility in III-V is more than six times higher than that in Si. It is considered that the III-V nMOSFETs and Ge pMOSFETs are the best combination in terms of achieving the highest mobility. However, practical challenges still remain for the process integration of III-V material with the Si CMOS platform [44]. Germanium, on the other hand, has the advantage of better compatibility with Si. It has been reported that SiGe devices are able to offer superior performance and better reliability than Si for logic circuit applications [15, 45, 46].

Table 2.1 The physical properties of Ge, SiGe and Ge [43]

Properties	Ge	Si <sub>0.5</sub> Ge <sub>0.5</sub>	Si	Units
Atoms	$4.42 \times 10^{22}$	$4.61 \times 10^{22}$	$5.0 \times 10^{22}$	/cm <sup>3</sup>
Atomic weight	72.60	50.345	28.09	
Breakdown field	$\sim 10^5$	$2 \times 10^5$	$\sim 3 \times 10^5$	V/cm
Crystal structure	Diamond	Diamond	Diamond	
Density	5.3267	3.827	2.328	g/cm <sup>3</sup>
Effective density of states in conduction band, Nc	$1.04 \times 10^{19}$		$2.8 \times 10^{19}$	/cm <sup>3</sup>
Effective density of states in valence band, Nv	$6.0 \times 10^{18}$		$1.04 \times 10^{19}$	/cm <sup>3</sup>

<b>Effective mass, <math>m^*/m_0</math></b> <b>Electrons</b> <b>Holes</b>	$m^*_e=1.64$		$m^*_e=0.98$	
	$m^*_e=0.082$		$m^*_e=0.19$	
	$m^*_{lh}=0.044$		$m^*_{lh}=0.16$	
	$m^*_{hh}=0.28$		$m^*_{hh}=0.49$	
<b>Electron affinity</b>	4.0		4.05	
<b>Intrinsic carrier concentration</b>	$2.4 \times 10^{13}$	$1.2 \times 10^{13}$	$1.45 \times 10^{10}$	
<b>Intrinsic Debye length</b>	0.68	12.34	24	$\mu\text{m}$
<b>Lattice constant</b>	5.6575	5.5373	5.4310	Å
<b>Minority carrier lifetime</b>	$1 \times 10^{-3}$	$1.75 \times 10^{-3}$	$2.5 \times 10^{-3}$	s

Table 2.2 Comparison of group IV and III-V semiconductors

	<b>Si</b>	<b>Ge</b>	<b>GaAs</b>	<b>InAs</b>	<b>InSb</b>
<b>Electron mobility (<math>\text{cm}^2/\text{Vs}</math>)</b>	1600	3900	9200	40000	77000
<b>Hole mobility (<math>\text{cm}^2/\text{Vs}</math>)</b>	430	1900	400	500	850
<b>Band gap (eV)</b>	1.12	0.66	1.42	0.36	0.17
<b>Dielectric constant</b>	11.8	16	12.4	14.8	17.7

### 2.3 Ge surface passivation and defects

The water soluble nature of Ge oxides is one of the major challenges for Ge CMOS process. Although there were early efforts to investigate Ge MOSFETs by utilizing different MOS gate dielectric and junction formation technologies [47-59], significant

progress has only been achieved recently, among which two main approaches have been applied to overcome this problem [60-62]. One is the high-k/GeO<sub>2</sub>/Ge structure [60, 61] and the other one is the high-k/SiO<sub>2</sub>/Si/Ge structure with a Si capping layer on top of the Ge substrate [62].

### 2.3.1 High-k/GeO<sub>2</sub>/Ge structure

Poor quality of the dielectric/Ge interface and strong Fermi level pinning (FLP) have been the major challenges for achieving high performance for Ge CMOSFETs [63]. It was found by the density functional theory simulation [64] and experiments [63] that the charge neutrality level (CNL) is located at ~0.1eV above the Ge valence band edge. It is very different from Si, in which the CNL is considered to be located at the midgap. Experiments also showed that CNL is responsible for the degraded Pt/HfO<sub>2</sub>/Ge nMOSFETs performance at operational conditions, due to the negative charges built up with the Fermi level locating above the CNL [63].




Fig. 2.3 Mechanism of Ge diffusion into GeO<sub>2</sub> and GeO desorption from GeO<sub>2</sub>/Ge stack [65].

Fig. 2.3 shows that Ge can diffuse into GeO<sub>2</sub> through GeO desorption ( $2\text{GeO} \rightleftharpoons \text{GeO}_2 + \text{Ge}$ ) under low-pressure O<sub>2</sub> (Low pO<sub>2</sub>) ambient and GeO can evaporate away, which deteriorates the GeO<sub>2</sub>/Ge interface and the GeO<sub>2</sub> dielectric. High-pressure O<sub>2</sub> (High PO<sub>2</sub>) ambient effectively suppressed the GeO generation by  $\text{GeO} + \frac{1}{2} \text{O}_2 \Rightarrow \text{GeO}_2$ , which could help stop the Ge diffusion [65].

Adding a HfO<sub>2</sub> layer on top of GeO<sub>2</sub>, has not been effective in preventing this problem [66]. Latest studies showed that Al<sub>2</sub>O<sub>3</sub> can effectively suppress Ge diffusion [61]. High performance Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge pMOSFETs was reported by employing novel plasma post oxidation method, with both low density of interface states (Dit)  $< 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$  and thin equivalent oxide thickness (EOT) around 1nm [67]. Ultra-thin EOT  $\sim 0.7 \text{ nm}$  was achieved by using HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge gate stacks, in which Al<sub>2</sub>O<sub>3</sub> can prevent HfO<sub>2</sub>-GeO<sub>2</sub> from intermixing [68]. EOT of 0.5 nm with HfON/GeO<sub>2</sub> gate stack has been reported [69]. HfGeO<sub>4</sub> and La<sub>2</sub>GeO<sub>5</sub> are well bonded at interface as suggested by First principle (FP) calculation [70]. Experimental results confirmed their effective prevention of the Ge diffusion and improvement of interfacial properties [71, 72].

There have been early investigations on the defects in GeO<sub>2</sub>/Ge gate stack [65, 73]. Water-related GeO<sub>2</sub>/Ge was considered as free of any dangling bonds (DBs), including the GeO<sub>x</sub> transition region [73]. The energy position of interfacial defects at GeO<sub>2</sub>/Ge interface can be either near the conduction band minimum (CBM) or valence band maximum (VBM) [74], verified by using different states of dangling bonds (DBs) with the first-principle study. Oxygen vacancies near GeO<sub>2</sub>/Ge interface are the possible

origin of various interfacial states [65]. The fast trapping through interface states is possibly responsible for poor mobility in Ge nMOSFETs [75]. Slow trapping through GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> border traps and parasitic S/D series resistance can also cause degradation in Ge nMOSFETs [76].

Recent study shows promising results for GeO<sub>2</sub>/Ge pMOSFETs [2, 3, 7-9]. It has been reported that the interface states can be as low as that for SiO<sub>2</sub>/Si [7, 8, 10]. This approach also offers the potential for fabricating Ge nMOSFETs [7, 11, 12]. The record hole mobility for this structure can be as high as 596 cm<sup>2</sup>/Vs, achieved simultaneously with sub-nm EOT and low Dit of 10<sup>11</sup> cm<sup>-2</sup>eV<sup>-1</sup> [68].

### **2.3.2 High-k/SiO<sub>2</sub>/Si-cap/Ge structure**

Many attempts have been made with different high-k materials including HfO<sub>2</sub> [77], ZrO<sub>2</sub> [78], LaAlO<sub>3</sub> [79] to find a suitable dielectric for Ge. Efforts have been made also to engineer the Ge interface [80-86]. However, the direct deposition of high-k layer on Ge does not produce the required interfacial characteristics due to large lattice mismatch. The insertion of a Si/SiO<sub>2</sub> layer between Ge and high-k gate stacks can improve the interface quality significantly [23]. Progresses have been made for Ge surface passivation with the growth of a Si-capping layer deposited at 500 °C [4]. A maximum I<sub>ON</sub> of 350 μA/μm was achieved with 8 mono layer Si-cap and V<sub>th</sub> control is optimal for thin passivation layer. However tradeoff is needed between these two, i.e. Ion & V<sub>th</sub>. Epitaxial growth of silicon at lower temperature (350 °C) for gate dielectric was proposed as a solution to reduce the Equivalent Oxide Thickness (EOT) [86, 87], as

low-temperature (350 °C) Si deposition shows lower Ge peak at Si surface in the SIMS signal in Fig. 2.4 [88], leading to a lower  $D_{it}$  than high temperature processes. In addition, EOT can be scaled down to 0.8 nm when combined with a reduced  $HfO_2$  layer [89].

The optimized Si capping thickness is found around 6 monolayers [84, 90]. The maximum critical thickness for plastic relaxation of the Si cap grown on Ge has been determined to be 12 MLs [91]. For thicker layer, relaxation defects were determined, whatever the Si growth process used. Thinner Si caps are considered as free of the relaxation defects [92].




Fig. 2.4 SIMS signal of Ge ion at different temperature [88]. Ge peak at Si surface is lowered at 350 °C deposition.

Possible physical origin of mobility enhancement was examined on Si-cap/Ge [93]. At low effective field ( $E_{eff}$ ), the density of coulomb scattering is reduced due to the

separation of mobile charges from SiO<sub>2</sub>/Si interface, and at high E<sub>eff</sub>, the reduction of surface roughness is due to the channel region moving from SiO<sub>2</sub>/Si to Si/Ge at high E<sub>eff</sub>. The inserting of thin Si-cap layer plays an important role [93].

Promising results have been reported for Ge with Si-capping layer on top [4]. A record performance of I<sub>on</sub>/I<sub>off</sub>: 478μA/μm and 37nA/μm is obtained at V<sub>dd</sub>=-1 V with 1 nm EOT on a 65 nm Ge pMOSFET [4].

## **2.4 Reliability issues in Ge MOSFETs**

The quality of Ge MOSFETs has become good enough for their reliability study. As demonstrated in the state-of-the-art Ge-based pMOSFETs, interface states and oxide traps are the main causes of the V<sub>th</sub> instability. Negative bias temperature instability (NBTI), positive bias temperature instability (PBTI) and Hot Carrier (HC) degradation are reviewed below.

### **2.4.1 Positive charges (PCs) in oxide**

Extensive works have been done on positive oxide charges in Si dioxide [94-97]. Various names have been used to describe the traps in the oxide, at the SiO<sub>2</sub>/Si or Gate/SiO<sub>2</sub> interface, as summarized in Fig. 2.5 [98]. To explain the complex dependence of PCs on biases, time, and temperature, it has been proposed that there are three different types of PCs: AHT (As-grown Hole Trap), ANPC (Anti-Neutralization



The stress conditions for NBTI with thick gate dielectric stacks typically lie below the oxide electric field of 6 MV/cm under temperature from 100 to 300 °C, but can exceed 10 MV/cm in deeply scaled modern CMOS technology with thin gate stacks. One of the most important parameters for MOSFET, threshold voltage ( $V_{th}$ ), is degraded with an increasing absolute  $V_{th}$  value due to NBTI.




Fig. 2.6 The first report of NBTI effect by Miura and Matukura in 1966 [101]. It shows saturated value of the accumulated electron density at flat-band conditions  $N_{FB}$  for different stress voltages.

NBTI has become one of the biggest reliability threats to modern CMOS technologies [102, 103], as the equivalent oxide thickness keeps scaling down, and the oxide electric field becomes higher [64]. It is commonly observed that pMOSFETs suffer NBTI during the “high” state logic in an inverter, which leads to higher  $V_{th}$ , lower driving current, and longer delay, potentially causing failure of logic circuits [103].

State-of-the-art Ge-based pMOSFETs also suffers NBTI [30]. It has been observed that NBTI of Si-capped Ge pMOSFETs is smaller than their Si counterparts [15, 23]. This

improvement corresponds to the increasing tunneling barrier for holes formed in the Ge channel [40, 41]. Lowering the temperature of epitaxial Si using  $\text{Si}_3\text{H}_8$  as a precursor is detrimental for  $V_{th}$  stability and hole mobility for thick Si film, but seems beneficial for achieving thinner EOT, lower interface states density, better  $V_{th}$  control and higher mobility for ultra-thin Si-cap layer [4]. Despite the fact that the initial interface state density of Si-cap/Ge was about 2 orders of magnitude higher than the typical values obtained on the Si/SiO<sub>2</sub> interface, the degradation due to NBTI stress remains within acceptable limits.

### **2.4.3 Positive bias temperature instability (PBTI)**

For conventional SiON gate stack, NBTI has larger impact on pMOSFETs, and PBTI can be dominant in nMOSFETs, especially with high-k gate stacks. After stressed at positive bias, a large amount of electrons can be injected into and trapped in the dielectric, leading to  $V_{th}$  shift, which is a severe constraint for reliability of Hf-based CMOS application [104].

Unlike the NBTI, very few PBTI works have been performed on pMOSFETs. However, it has been demonstrated that at the circuit level, PBTI affects both the n- and p-MOSFET in a digital inverter [105]. In analog circuits, the PBTI can also be a regular stress condition for pMOSFETs when the circuit is at the power-down-mode [106].

An important parameter of traps is the capture cross section (CCS), which can be used for modeling leakage, breakdown and device variability. In the first order model, it is

assumed that the traps may have multiple-capture cross sections. The areal density of the trapped electrons,  $N$ , is described by,

$$N = \sum_{i=1}^M N_i \cdot \left[ 1 - \exp\left(\frac{-\sigma_i \cdot Jt}{q}\right) \right] \quad (2.1)$$

where  $M$  is the number of measurable electron capture cross sections, and  $N_i$  is the saturation density of traps with a capture cross section of  $\sigma_i$ .

A substantial electron trapping has been reported when the Si-cap/Ge device is stressed under a positive gate bias with two capture cross sections by measuring the transient gate current [16]. The larger one can reach  $\sim 10^{-12} \text{ cm}^2$  and reduces for higher  $V_{gs}$ , a signature of columbic attractive trap. This large trap was absent in Si samples with the  $\text{HfO}_2/\text{SiO}_2$  gate stack. The small one is  $\sim 10^{-14} \text{ cm}^2$  and acceptor-like, similar to that found in  $\text{SiO}_2$  [107] and  $\text{HfO}_2$  [20, 108, 109] in Si MOSFETs.

#### 2.4.4 Hot carrier (HC) degradation

Hot carriers are the electrons or holes that gain high kinetic energy accelerated by high electric field. They are of great concern as these energetic particles can be injected into the oxide, forming oxide charges. These defects can cause threshold voltage shifts and gate leakage current. Hot carrier injection is significant when drain voltage ( $V_{ds}$ ) is equal to or even larger than gate voltage ( $V_{gs}$ ), which will lead to impact ionization near drain region. These hot carriers degrade device performance, as shown in Fig. 2.7.




Fig. 2.7 Effect of hot electron near the drain of MOSFETs. The impact ionization leads to hot electron-hole pairs.

HC degradation was confirmed to be highly detrimental for Si-cap/Ge devices, affecting their reliability [110]. A two orders of magnitude higher impact ionization rate is observed in Ge devices, when compared with their Si counterparts. By increasing the Si-passivation thickness, it is possible to improve the device performance in terms of mobility and subthreshold slope [66]. HC degradation can be significantly reduced and meet the required lifetime projections [111]. These results are promising for ensuring sufficient reliability performance of the Ge pMOSFET.

## 2.5 NBTI models

Various NBTI models have been proposed for Si MOSFETs, although little information

is available for Ge MOSFETs. A review is given below on the Reaction–Diffusion (R–D) model, Hole Trapping Model, Two Stage Model, and As-grown-Generation (A-G) Model.

### 2.5.1 Reaction-Diffusion Model

The reaction-diffusion(R-D) model was first proposed by Jeppson and Svensson in 1977 [112] to describe the NBTI phenomenon. Two processes are included to model the device degradation, as illustrated in Fig. 2.8.




Fig. 2.8 Schematic presentation of the reaction-diffusion (R-D) model proposed by Jeppson and Svensson [112].

One process is the electrochemical reaction at the Si/SiO<sub>2</sub> interface, which breaks the Si–H bond to form the dangling Si• bond, an electrically active interface state and active hydrogen species H•,



The other process is the transport or diffusion of the hydrogen related species from the interface into the oxide bulk or poly-Si gate,



In the standard R-D formulation, the diffusion kinetics is assumed as,

$$\frac{\partial N_{it}}{\partial t} = K_F(N_0 - N_{it}) - K_R N_{it} (N_{H^\bullet})^{1/a} \quad (2.4)$$

where  $x = 0$  is the location at the interface of Si/SiO<sub>2</sub> and  $x > 0$  is in the oxide,  $N_{it}$  is the number of interface states generated at any given time during stress,  $N_0$  is the initial Si-H bonds and  $N_{H^\bullet}$  is the  $H^\bullet$  concentration at the interface. The forward dissociation rate ( $K_F$ ) and the re-passivation rate ( $K_R$ ) are controlled by temperature and oxide electric field.  $a$  is the order of reaction. If  $a = 1$ , neutral atomic  $H_0$  is assumed to be the species during diffusion process,  $a = 2$  for the molecular hydrogen diffusion,  $H_2$ . For each generated interface state, the number of hydrogen released should be equal to that diffused into oxide, thus

$$N_{it}(t) = \int_0^\infty N_{H^*}(x, t) dx \quad (2.5)$$

The recent R-D model is applied only to the interface state generation but oxide charges are also generated in the dielectric [113].

### 2.5.2 Hole Trapping Model

The hole trapping model is based on the fact that there are trapped charges in the oxide, contributing to the NBTI [113]. The R-D model had been modified recently to include hole trapping in order to simulate the recovery kinetics and dynamic stress [114, 115].

One of the hole trapping models was proposed in 2005 [116]. The basic processes for hole trapping are shown in Fig. 2.9 [95].




Fig. 2.9 Description of three possible mechanisms for Hole trapping [95]. Traps are positively charged when occupied by a hole and are neutral when empty.

Hole traps are positively charged when occupied by a hole and are neutral when empty. In thermal equilibrium, hole traps with energy below the Fermi level Ef are neutral and become charged when it is above Ef, contributing to the Vth instability. When the device is working in inversion, the energy level of the oxide trap at a distance x from SiO<sub>2</sub>/Si interface is given as,

$$E = E_t + q \cdot E_{ox} \cdot x, \quad (2.6)$$

where E<sub>t</sub> is the energy level of the traps and E<sub>ox</sub> is the oxide electric field. Thermal equilibrium is achieved by two types of charge exchange mechanism. Trap below Si

valence band ( $E_v$ ) is able to be charged and discharged through elastic hole tunneling at the same energy level (path 1). Hole traps at  $x'$  above  $E_v$  get activated by two different mechanisms. First, path 2 and 3 form a two-step process, as the channel hole could interact with interface states (2), which exchange charge with oxide traps at  $E_t''$  by direct tunneling (3). Secondly, a channel hole could tunnel elastically to the excited energy level  $E_t'$  at  $x'$  (4) and then relax to the ground state  $E_t''$  by multi-phonon assisted processes (5).

Distribution of the time constant has to be considered for different processes and the total time constant associated with the hole trapping is given by

$$\frac{1}{\tau} = \frac{1}{\tau_1} + \frac{1}{\tau_{23}} + \frac{1}{\tau_{45}} \quad (2.7)$$

### **2.5.3 Two Stage Model**

The two stage model [117] is based on the multiphonon-field-assisted tunneling (MPFAT) [118, 119] and Harry-Diamond-Laboratories (HDL) model [120], which is initially developed for the emission of particles from deep traps and switching oxide traps, respectively.

In the first stage, holes can be trapped into oxygen vacancies near interface by the MPFAT mechanism. The defect transforms into a positively charged  $E'$  center after the hole capture. In this configuration, hole can be charged and discharged repeatedly. But only in neutral state 3, the  $E'$  center can be fully recovered. In the second stage, the

increased hole concentration enhances the creation of slowly recoverable defects, probably Pb-centers in SiO<sub>2</sub>. It is assumed that the transition of hydrogen is much slower than the hole capture or emission process.




Fig. 2.10 The two stages for the trapping dynamics [117]. Stage one, the recoverable charge trapping and stage two, the permanent degradation.

### 2.5.4 As-grown-Generation (A-G) Model

Although extensive studies have been carried out on NBTI models [96, 117], an agreement has not been reached. It was reported that the R-D model contradicted with the experimental data for the recovery kinetics, suggesting a non-diffusion-limited process [96]. On the other hand, the two stage model has too many adjustable fitting parameters [97]. Stress acceleration is widely used to assess device lifetime in the semiconductor industry. A model must have prediction ability.

Three different types of positive charges in the dielectric have been discussed in Section 2.4.1: anti-neutralization positive charges (ANPC), cyclic positive charges (CPC), and as-grown hole trapping (AHT), as shown in Fig. 2.11. AHT is as-grown defects, while CPC and ANPC are generally considered as defects generated in Si MOSFETs. For the thin oxide MOSFETs, power law empirical model was proposed [121] and supported by early works with slow DC measurement [121-123], which was dominated by generation of defects.

$$\Delta V_{th} = C * |V_{ov}|^{\gamma} t^n , \quad (2.8)$$

And the charging of AHT generally follows the first order reaction model [124],

$$\Delta N_{ot} = N[1 - \exp(-\sigma Q_{inj})] , \quad (2.9)$$

where  $\Delta N_{ot}$  is trap charge density,  $Q_{inj}$  is hole injection level and  $\sigma$  is the capture cross section.

As-grown Generation (A-G) Model [125] was proposed to explain data with fast Pulse measurement by combining these two and has been evaluated based on the understanding of different positive charges by researchers at LJMU

$$\Delta V_{th} = At^n + B[1 - \exp(-t/t^*)] \quad (2.10)$$

where 'A', 'n', 'c', and  $t^*$  are constants and were obtained by fitting test data with a least square technique, for a given stress temperature and bias.




Fig. 2.11 Three types defects in SiON/Si device: As-grown Traps (AHT), Cyclic positive charges (CPC), and Generated traps (GD) in oxide

Reliable lifetime prediction method [126] has been proposed based on separating the generated from the As-grown defects. A-G Model and the lifetime prediction method are verified on devices with different processes, including SiON/Si and high-k/SiON/Si. A detailed understanding of the defects and the induced  $V_{th}$  instability in the advanced Ge MOSFETs will be investigated in this thesis.

## 2.6 Summary

In this chapter, the technology of MOSFETs and its historical development are reviewed. The properties of germanium material are discussed for its fundamental advantage over Si. Two structures,  $\text{GeO}_2/\text{Ge}$  and Si-cap/Ge, are further focused on its surface passivation and defects, which leads to the reliability issues in Ge MOSFETs, such as NBTI, PBTI and HC degradation. NBTI models for Si MOSFETs are discussed, including R-D model, hole trapping model, two stage model and A-G model.

# **3 Experimental Facilities and Characterization Techniques**

## **3.1 Introduction**

New measurement techniques and instrumentations have been developed for further understanding the reliability issues and new channel materials in the latest CMOS technologies. In this chapter, the experiment system and instruments used in this thesis are presented, focusing on their application for Ge pMOSFETs. Conventional techniques are reviewed, including the DC Id-Vg technique, Charge Pumping (CP) technique, Capacitance Voltage (C-V) technique and Conductance technique. Limitations of conventional techniques for Ge MOSFET application are discussed. Several advanced fast measurement techniques are also presented, including the Pulse Id-Vg (Pulsed I-V) technique, Ultra-Fast Pulsed (UFP) technique, Ultra-Fast On-The-Fly (OTF) technique and Discharge-based Multi-Pulse (DMP) technique.

## **3.2 System and Instrumentation**

The DC characterization system includes the Agilent E5270 Parameter Analyzer and 81110A Pulse Generator. They are controlled by a GPIB card with an IEEE 488 port and data can be transported and saved into a personal computer. Agilent E5270 includes

4 Source Measure Units (SMUs), which allows accurate DC measurement down to  $10^{-12}$  A. User interface was designed and written in visual basic language. Parameter analyzer and pulse generator are controlled by specifically designed programs to execute the Id-Vg and Charge Pumping measurements.

Keithley 4200 Semiconductor Characterization System contains the 4210-SMUs and 4210-CVU, 4225-PMUs (Pulse Measure Units), and 4225-RPM Remote Amplifier/Switch offering additional low current ranges down to tens of picoamps. All these modules are installed in one chassis which allows easy experiment operation, such as Id-Vg, Charge Pumping, C-V measurement. Program written in C language is used to control the hardware and it is flexible for users to implement applications using the KITE and KULT software within the system. Both the DC characterization system and K4200 system can be connected to the advanced Cascade 1200 Probe Station. Devices with feature sizes down to nanometer can be probed, using the system shown in Fig. 3.1.

Fig. 3.2 is a picture of the Pulse Characterization System. The system consists of a home-made current-to-voltage converter circuit (OPA657) with E3631 DC power supply, an Agilent MSO8104A Oscilloscope and a Pulse Generator (81150A). Pulse Generator is used to supply gate bias waveform and the circuit was designed to convert and amplify the current to voltage signal, which is captured by the oscilloscope.




Fig. 3.1 Photograph of DC characterization systems, Keithley characterization system and Cascade 1200 Probe station used in the thesis.




Fig. 3.2 Home-made Pulse Measurement System with converter circuit, pulse generator and Oscilloscope used in the thesis.

### 3.3 Layout of Ge samples

The testing samples used in this project were manufactured at the Interuniversity Microelectronics Research Centre (IMEC), Belgium. The advanced process technology and facilities at IMEC produced the state-of-the-art CMOS devices with industrial standards. The layout of Ge samples is shown in Fig. 3.3.




Fig. 3.3 Layout of advanced  $\text{GeO}_2/\text{Ge}$  and  $\text{Si-cap}/\text{Ge}$  devices and devices with different feature size are distributed in one block.

There are devices with different sizes in each block with a typical channel width / length of 50  $\mu\text{m}$  / 1  $\mu\text{m}$  for  $\text{GeO}_2/\text{Ge}$  and Si-cap/Ge devices. Source and Drain are designed with small active area in order to achieve lower leakage. Detailed process and sample information are given in the experiment descriptions.

### 3.4 Conventional Characterization Techniques

Threshold voltage is extracted by the Conventional Id-Vg (DC I-V) technique with either the extrapolation or constant current method. The interface characterization techniques include the Charging Pumping (CP) method, Capacitance Voltage (C-V) method, and Conductance method. To evaluate the passivation level of high traps density at the oxide semiconductor interface, further investigation has been carried out recently on Ge MOSFETs [9, 127].

#### 3.4.1 Conventional Id-Vg (DC I-V) Technique

The threshold voltage ( $V_{th}$ ) is an important parameter for MOSFETs [128], which can be extracted from the conventional DC Id-Vg measurement technique. The drain current,  $I_d$ , is measured with gradually changed gate voltage  $V_g$  at a low drain voltage  $V_d$ , typically 25-100mV. In the linear operational region of a MOSFET,  $I_d$  can be expressed by

$$I_d = \frac{W}{L_{eff}} \cdot \mu \cdot C_{ox} \cdot (V_{gs} - V_{th}) \cdot V_{ds} \quad (3.1)$$

where  $W$  is the channel width,  $L$  is the effective channel length,  $C_{ox}$  is the oxide capacitance per unit area,  $\mu$  is the effective free-carrier mobility, and  $V_{gs}$  and  $V_{ds}$  are the intrinsic gate-source and drain-source voltages, respectively.




Fig. 3.4 Threshold voltage determined by the (a) Extrapolation Method and (b) Constant Current Method

Several extraction methods [128-130] have been proposed based on the transfer characteristics, among which the Extrapolation Method [131-134] and Constant Current Method [131-135] are widely used and accepted in industry, as shown in Fig. 3.4.

**Extrapolation Method:** It is a common practice to find the point of maximum transconductance,  $g_m$ , which is the first-order derivative (slope) of the  $I_d$ - $V_g$  curve.  $V_{th}$  is determined from a linear extrapolation of  $I_d$ - $V_g$  at this point with this slope.

**Constant Current Method:** The gate voltage at a specific threshold drain current is taken as the  $V_{th}$ . Typically, a constant current is chosen as  $(W / L) \times 100$  nA [136], where  $W$  and  $L$  are the channel width and length, respectively.

### 3.4.2 Charge Pumping (CP) Technique

Brugler and Jespers developed the CP technique in 1969 [137]. Various charge pumping techniques were further developed to achieve reliable measurement [138] and provide detailed information on interface states [139, 140], including the Frequency Modulated CP (FM-CP) [141, 142], On-The-Fly Charge-Pumping (OTF-CP) [143], Ultra-Fast Charge Pumping (UF-CP) [144, 145] and Single Pulse Charge Pumping (SP-CP) [146].




Fig. 3.5 Device cross-sections and energy diagrams for charge pumping at different bias [131].

The Charge Pumping Technique is explained with nMOSFET as an example in Fig. 3.5 below. In the inversion region, electrons are either in the channel or trapped in the dielectric, shown in Fig. 3.5(a)&(c). Most channel electrons are going into the source or drain when gate waveform sweep from positive to negative. Interface states near conduction band edge can be emitted and also drift to the source or drain (see Fig. 3.5 (d)), while the remaining stay charged due to insufficient emission time (see Fig. 3.5(e)).

During the transition from inversion to accumulation, holes start to flow into the channel and recombine with the electrons left in the band gap. The charge during the recombination process is given by,

$$Q_{ss} = A_G \cdot q \int D_{it}(E) dE , \quad (3.2)$$

It can also be expressed as,

$$Q_{ss} = A_G \cdot q^2 \cdot D_{it} \cdot \Delta\Phi_s , \quad (3.3)$$

where  $A_G$  is the channel area of the transistor ( $\text{cm}^2$ ),

$D_{it}(E)$  is the surface-state density at energy level  $E$  ( $\text{cm}^{-2}\text{eV}^{-1}$ ),

$D_{it}$  is the mean surface-state density, averaged over the energy levels swept by the Fermi level ( $\text{cm}^{-2}\text{eV}^{-1}$ ),

$\Delta\Phi_s$  is the total sweep of surface potential,

$q$  is the electron charge ( $1.6 \times 10^{-19}\text{C}$ ), and

$\Delta E$  is the total sweep of energy range.

When applying sweep gate pulses with frequency  $f$ , this charge  $Q_{ss}$  will also give rise to a substrate current,  $I_{cp}$ , given by

$$I_{CP} = f \cdot Q_{ss} = f \cdot A_G \cdot q^2 \cdot D_{it} \cdot \Delta\Phi_s \quad (3.4)$$

$$\Delta E = q \cdot \Delta\Phi_s \approx E_g - KT \left[ \ln(\sigma_n v_{th} N_c / 2f) + \left( \ln(\sigma_p v_{th} N_v / 2f) \right) \right] \quad (3.5)$$




Fig. 3.6 (a) Basic charge pumping measurement setup. Applied pulse waveform for (b) fixed base voltage charge pumping and (c) fixed amplitude charge pumping technique.

$I_{cp}$  can be measured using either the fixed base voltage method or fixed amplitude method, and the pulse waveforms are shown in Fig. 3.6. Interface states density,  $N_{it}$  ( $\text{cm}^{-2}$ ) and  $D_{it}$  ( $\text{cm}^{-2}\text{eV}^{-1}$ ), can be calculated by

$$N_{it} = \frac{I_{cp}}{q \cdot f \cdot A_G} \quad (3.6)$$

$$D_{it} = \frac{I_{cp}}{q \cdot f \cdot A_G \cdot \Delta E} \quad (3.7)$$

Typical charge pumping measurement results on high-k/ $\text{SiO}_2$ /Si devices are shown in Fig. 3.7.  $I_{cp}$  is plotted versus  $V_{peak}$  ( $V_{base}$  plus  $V_{amp}$ ) for these two methods.




Fig. 3.7 Typical experimental results in High-k/SiO<sub>2</sub>/Si device obtained by using fixed amplitude (1.2V) and fixed base voltage (-0.8V) charge pumping technique. Substrate currents were measured by using waveforms in Fig. 3.6, with 50% duty cycle, 20 ns edge time and 1 MHz frequency.

### 3.4.3 Conventional Capacitance Voltage (C-V) Technique

Capacitance is defined as the change in charge (Q) of one device that occurs when there is a change in voltage (V), as given by

$$C = \frac{\Delta Q}{\Delta V} \quad (3.8)$$

**High Frequency CV (HF-CV):** The HF-CV measurement is usually carried out at 10 kHz ~ 1 MHz and the simplified capacitance measurement circuit and configuration [147] are shown in Fig. 3.8.




Fig. 3.8 Simplified circuit (a) and configuration of HF-CV test (b) in MOS capacitor by Keithley4200-CVU.

A small AC signal (typically 10~30 mV) is applied to the device under test (DUT) and the AC current  $i$  through the device and resistor can be measured as

$$v_o = i \cdot R = \frac{R}{Z} \cdot v_i = \frac{R}{R + (G + j\omega C)^{-1}} \cdot v_i$$

$$= \frac{RG(1 + RG) + (\omega RC)^2 + j\omega RC}{(1 + RG)^2 + (\omega RC)^2} \cdot v_i \quad (3.9)$$

where  $R$  is output resistor,  $G$  is the conductance and  $C$  is the capacitance. MOS device is represented by the parallel  $G/C$  circuit. For  $RG \ll 1$  and  $(\omega RC)^2 \ll RG$ ,

$$v_o \approx (RG + j\omega RC) \cdot v_i \quad (3.10)$$

**Low Frequency (Quasi-static) CV (QS-CV):** In the QS-CV measurement [148, 149] the current is measured in response to voltage change with a slow ramp, as shown in Fig. 3.9.




Fig. 3.9 Simplified circuit (a) and configuration of QS-CV (b) in MOS capacitor by Keithley4200-SMU.

The current measured from the amplifier circuit is expressed as

$$I = \frac{dQ}{dt} = \frac{dQ}{dV_g} \frac{dV_g}{dt} = C \cdot \frac{dV_g}{dt} \quad (3.11)$$

where  $dV_g/dt$  is a constant Ramp Rate,  $I$  is proportional to  $C$  and QS-CV is obtained if the Ramp Rate is sufficiently low. Noise can be significant when the Ramp Rate is smaller than 0.1 V/s [149].

**Interface States Response:** HF-CV and QS-CV technique can be used to characterize interface states. High frequency CV method was developed by Terman to determine interface states density in 1966 [150] in which interface states at a high frequency cannot respond to the AC signals but can still follow the DC bias, causing the C-V curve to stretch out, as shown in Fig. 3.10.




Fig. 3.10 Illustration of the effect of interface states (a)  $V_g = 0$  (b)  $V_g > 0$  and (c)  $V_g < 0$ . Electron-occupied interface states are indicated by the small horizontal heavy lines and unoccupied ones by the light lines. [131]

The effect of interface states is shown in Fig. 3.11. The C-V curve is stretched out along the voltage axis, due to the interface states contribution to the interface states capacitance,  $C_{it}$ . The occupancy of donor and acceptor interface states is changing with  $E_f$  at different energy level.

When interface states exist at a certain surface potential  $\Phi_s$ , experimental  $\Phi_s$  versus  $V_g$  curve is a stretched-out version of theoretical one. By comparing these two, the interface states density can be determined by

$$D_{it} = \frac{C_{ox}}{q^2} \left( \frac{dV_g}{d\Phi_s} - 1 \right) - \frac{C_s}{q^2} = \frac{C_{ox}}{q^2} \cdot \frac{dV_g}{d\Phi_s} \quad (3.12)$$

where  $dV_g = V_g (D_{it} \neq 0) - V_g (D_{it} = 0)$  is the voltage shift.




Fig. 3.11 Effect of  $D_{it}$  on (a) High and (b) Low Frequency Capacitance-Voltage characteristics [131].

Quasi-Static method was developed by Berglund [151] by comparing a low frequency C-V with theoretical curve, as shown in Fig. 3.11(b). The interface states density can be determined by

$$D_{it} = \frac{1}{q^2} \left( \frac{C_{ox}C_{lf}}{C_{ox}-C_{lf}} - C_s \right) \quad (3.13)$$

where  $C_s$  is theoretical semiconductor capacitance,  $C_{ox}$  is the oxide capacitance,  $C_{lf}$  is measured capacitance at low frequency.

### 3.5 Limitation of conventional Techniques for Ge MOSFETs

**DC Id-Vg Technique:** Gate stacks with high-k layers show different charge trapping or detrapping behavior from that for the conventional  $\text{SiO}_2$  interfacial layer. The time scale can vary from milliseconds to microseconds [152] and it strongly depends on gate

voltage and polarity, which make the conventional techniques too slow to capture the fast trapping/detrapping process.

**Charging Pumping Technique:** CP is capable of probing the interface states near mid band of the gap, which counts to a small part of the interface states in Ge MOSFETs [153], due to the smaller band gap and higher interface states density near the band edge in Ge devices. As an alternative, charge pumping measurement with transition time as short as 6 ns or at lower temperature (80 K) have been used to capture a larger range of interface states along the band gap, as demonstrated in Fig. 3.13 [153]. Therefore, interface states close to band edge of Ge require careful characterization.




Fig. 3.12 Calculated electron and hole emission levels with Boltzmann and Fermi-Dirac statistics at different temperature of Germanium. (Inset) Simulation of the fraction of traps probed with different rise/fall time at RT. Emission-level theory is compared with the other two calculations to prove the validity on Ge MOSFETs [29].

**Capacitance Voltage Technique:** The conventional CV was developed for MOS capacitors and requires the gate leakage current to be small when compared with the

capacitance current. The gate leakage increases exponentially as the oxide thickness reduces. This makes the conventional QS-CV inapplicable to thin oxides, since the low ramp rate required to maintain thermal equilibrium generally gives a displacement current lower than the leakage. When HF-CV was taken on Ge MOS capacitors, Fig. 3.13 shows frequency dispersion in inversion due to the faster response of minority carriers in low band gap semiconductor [154-156].




Fig. 3.13 Temperature and frequency dependence of C-V curve shows the effect of weak inversion response at lower frequency and temperature and the effect of generation causing complete inversion C-V in n-type GeOxNy/Ge device.

## 3.6 Stress-and-Sense Methodology

### 3.6.1 Typical Methodology

Stress-and-Sense Methodology has been commonly used for reliability verification. The typical NBTI experimental sequence is summarized in the flow chart of Fig. 3.14.

Devices were characterized before and after a certain time of aging, to assess the quality and understand the failure mechanism [157].




Fig. 3.14 Flow chart of typical Stress-and-Sense methodology, I-V, C-V or CP is measured periodically after stress.

### 3.6.2 Integration of multiple types of measurements

The integration of multiple types of measurements is desirable, as it is hard to compare measurement results under various conditions and with different measurement instrumentations. Multiple types of measurements have integrated into one configuration, as shown in Fig. 3.15 [158]. The remote amplifier/switches and the multi-measurement

performance cabling used to connect them to the probe manipulators on the wafer probe station are critical for integrating accurate Pulsed I-V, C-V, and precision DC I-V measurements into the same parametric analysis system.




Fig. 3.15 Integration of Multiple Measurement Types, including DC I-V, C-V and Pulsed I-V measurement. Configuration is shown as an example with two RPMs, which can switch mode to the SMUs, the CVU or the PMU channels in Keithley 4200 system.

## 3.7 Advanced Characterization Techniques

### 3.7.1 Pulsed Id-Vg (Pulsed I-V) Technique

High-k gate dielectric, such as  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ , has been developed for advanced CMOS devices. Advanced techniques discussed below include the Pulsed Id-Vg (Pulsed I-V) Technique, Ultra-Fast Pulsed (UFP) Technique, Ultra-Fast On-The-Fly (OTF)

Technique and Discharge-based Multi-Pulse (DMP) Technique to overcome the fast charging/discharging issue [152].




Fig. 3.16 The circuit used as a current to voltage convertor for Pulsed Id-Vg (Pulsed I-V) Technique.

The circuit designed for the Pulsed I-V measurement in the microelectronic reliability laboratory at Liverpool John Moores University [146] is shown in Fig. 3.16. Many works have been carried out based on this technique [146, 159-161].

A pulse generator is used to supply the gate waveform. Drain is biased with a small voltage,  $V_d$  (-0.1V), by a battery through a voltage divider. Source is grounded. Oscilloscope is used to capture the gate waveform and output voltage from the drain side of transistor through feedback resistor. Drain current,  $I_d$ , is given as,

$$I_d = (V_{out} - V_d)/R , \quad (3.14)$$

where  $R$  is at range 1 ~ 10 k $\Omega$ . Typical results are shown in Fig. 3.17.




Fig. 3.17 A typical result measured with pulse technique. (a) A screenshot of  $V_g$  and  $V_{out}$  acquired by the oscilloscope.  $V_g$  was supplied by pulse generator. (b) The extracted Transfer Curve (TC) with  $5 \mu s$  pulse edge time under  $V_d = 25mV$ ; both up and down edges can be used to obtain  $I_d$ - $V_g$  curve [41].

### 3.7.2 Ultra-Fast Pulsed (UFP) Technique




Fig. 3.18 Typical waveform of gate and drain terminals of Ultra-Fast Pulsed (UFP) Technique for NBTI characterization. Pulsed I-V was used to replace the conventional DC I-V measurement.

Ultra-Fast Pulsed (UFP) Technique [162] has been developed to suppress the fast recovery. Pulsed I-V measurement on the pulse edges was used to replace the conventional DC I-V measurement at pre-specified stress time. The methodology is the same as described in Section 3.6.1. Typical waveform is shown in Fig. 3.18.

### 3.7.3 Ultra-Fast On-The-Fly (OTF) Technique




Fig. 3.19 The  $I_d$  only OTF technique involves holding a small bias on the drain and sampling the drain current continuously, while the gate voltage is stressing the device.

The Ultra-Fast On-The-Fly (OTF) Technique was proposed , including variations such as Id Only OTF, OTF Single Point and OTF  $V_{th}$  Techniques [100, 162-164]. Fig. 3.19 shows the waveform used for OTF measurement. The obvious difference from the UFP Technique is that threshold voltage shift is evaluated under the same  $V_g$  as the stress condition,  $V_{gst}$ .

As shown in Fig. 3.20, different  $V_{th}$  extracted by UFP Technique, OTF and DC techniques have been well bridged by considering the recovery and the sensing  $V_g$  effect [22, 160].




Fig. 3.20 Bridging the gap in  $\Delta V_t$  evaluated by different techniques. By taking both the recovery and the sensing  $V_g$  effects into account, the new method successfully bridges the gap in OTF, UFP and DC Techniques.

### 3.7.4 Discharge-based Multi-Pulse (DMP) Technique

Discharge-based Multi-Pulse (DMP) Technique [165] was initially proposed to characterize the electron traps at various energy levels in Si nMOSFETs [166]. Only the electron traps with energy level higher than the silicon conduction band bottom can be discharged via tunneling [167], since there are few empty states in the silicon band gap.

Work has been done to adapt the DMP Technique to investigate hole traps in Si pMOSFETs [26]. Fig. 3.21 illustrates the principle of extracting the energy distribution of Positive Charges (PCs) in SiON/Si devices. As a first order approximation, following the early works [24, 25], we assumed that below the Fermi level,  $E_f$ , PCs throughout the thin oxide will be neutralized, if discharge time is sufficiently long. As  $V_{\text{discharge}}$  increases towards positive for each discharging step, the energy level of PCs is lowered against the substrate, thus a shaded region is accommodated below  $E_f$  for discharging, as shown in Fig. 3.21.




Fig. 3.21 An illustration of the principle for extracting the energy distribution of PCs in SiON/Si devices. When  $V_{\text{discharge}}$  was stepped towards positive direction each time, a shaded area with an energy depth of  $\Delta\Phi_s$  at the interface falls below  $E_f$  and the PCs within it start discharging. By sweeping  $V_{\text{discharge}}$  from the negative stress level to positive,  $E_f$  can be driven from below  $E_v$  to above  $E_c$ .

$E_f$  can be swept over a wide energy range at the interface by varying  $V_{\text{discharge}}$  over a sufficiently large range, including the region beyond bandgap at SiON/Si interface. Although PCs within SiON locates close to the substrate [124], it is worth to point out that they are not exactly at the Si/SiON interface and have a spatial distribution across the dielectric. As illustrated in Fig. 3.21, the vertical depth of the shaded area increases towards gate,  $\Delta\Phi_g > \Delta\Phi_s$ . For device and circuit simulation, it is of great use to know the change in PCs for a given  $\Delta\Phi_s$ . Therefore, the energy level at the Si/SiON interface is used for their energy distribution, which is considered as an “effective” energy distribution in this sense.

### 3.8 Summary

In this chapter, experimental system and instruments for characterizing Ge pMOSFETs are presented and the principles are reviewed. Conventional techniques consist of the DC Id-Vg Technique, Charge Pumping (CP) Technique, Capacitance Voltage (C-V) Technique and Conductance Technique. Limitations of conventional techniques’ application for Ge MOSFET are reviewed. Advanced techniques including the Pulse Id-Vg (Pulsed I-V) Technique, Ultra-Fast Pulsed (UFP) Technique, Ultra-Fast On-The-Fly (OTF) Technique and Discharge-based Multi-Pulse (DMP) Technique, and their advantages are discussed.

# 4 Initial NBTI Characterization and Defects Properties in Ge MOSFETs

## 4.1 Introduction

Two approaches have already been shown promising results for Ge MOSFETs. One is to use a few mono Si-cap layers [168]. It is compatible with existing Si processes with the same gate dielectric stack as that for Si. However, the interface states are relatively high, the Si-cap increases the separation between gate and channel, and Ge nMOSFETs is difficult to be made with good performance [168]. The other approach is depositing GeO<sub>2</sub>/high-k stack directly on Ge substrate [169]. By suppressing the evaporation of GeO due to the interaction of GeO<sub>2</sub> with Ge, the interface states is reported as low as that for SiO<sub>2</sub>/Si interface [169]. This approach can be potentially used for fabricating Ge nMOSFETs as well [169].

The fabrication process for Ge MOSFETs is becoming sufficiently mature and repeatable to guarantee to work on their reliability and encouraging results have been reported [170]. However, electron trapping is high [16], similar to high-k/SiON stack for Si developed in the early stage. The negative bias temperature instability (NBTI) is the most severe reliability issue for Si devices, since it results in a lifetime of pMOSFETs shorter than that of nMOSFETs [21, 22]. The NBTI of Si-cap/Ge MOSFETs has been

reported to be lower than its Si counterpart [30]. For the Ge pMOSFETs without a Si-cap layer, however, there is little investigation available on the NBTI.

## 4.2 Devices and Measurement Procedure

### 4.2.1 Device Process and Test Procedure

The gate dielectric stack used for the majority of tests in this chapter is shown in Fig. 4.1(a). The Ge layer is 700 nm and grown directly on Cz-Si wafers. To minimize interface states, a 1.2 nm GeO<sub>2</sub> was prepared by exposing clean Ge surface to an atomic oxygen flux at a low temperature of 150 °C for 20 min. A 4 nm Al<sub>2</sub>O<sub>3</sub> was then produced by molecular beam deposition in the same chamber [171], resulting in a SiO<sub>2</sub> equivalent oxide thickness of 2.35 nm for the stack. Although Al<sub>2</sub>O<sub>3</sub> has only a modest dielectric constant, it can suppress the evaporation of GeO and, in turn, the deterioration of GeO<sub>2</sub>/Ge interface [65]. The device was annealed post-metallization in forming gas at 350 °C for 20 mins.

The channel length used in this work is typically 1 μm and the width is 50 μm. The pMOSFETs have a 10 nm PVD TiN metal gate. For the purpose of comparison, other structures used include Ge/Si-cap/SiO<sub>2</sub>/HfO<sub>2</sub>, Si/SiON/High-k, and Si/SiON and their details are given in Table 4.1.

Table 4.1 Gate stack for Si and Ge Samples

(1) 2.3nm plasma-N SiON/Si
(2) 1.4nm plasma-N SiON/Si
(3) 2nm HfO <sub>2</sub> /SiON/Si
(4) 0.5nm AlO/ 1.2nm HfO/ 0.4nm SiON/Si
(5) 4nm Al <sub>2</sub> O <sub>3</sub> / 1.2nm GeO <sub>2</sub> /Ge
(6) 4nmHfO <sub>2</sub> / 0.5nmSiO <sub>2</sub> /Si-cap/Ge




Fig. 4.1 (a) Schematic energy band diagram and structure of the used sample (b) The gate bias waveform used in tests.  $V_{gst}$  is the stress bias.

The test follows the standard ‘stress-and-sense’ procedure [125, 172] and a typical  $V_g$  waveform is given in Fig. 4.1(b). To monitor the threshold voltage shift, i.e.  $\Delta V_{th}$ , the stress was periodically interrupted and the source current, i.e.  $I_s$ , instead of  $I_d$ , versus  $V_g$  was recorded under a drain bias of  $V_d = -100$  mV by using a  $V_g$  ramp to minimize the

impact of junction leakage.  $\Delta V_{th}$  was extracted from the  $V_g$  shift at a constant  $I_s = 100 \times W / L$  nA [173]. The temperature used is in the range of 20 ~ 125 °C and the stress and measurement were performed at the same temperature, unless otherwise specified.

#### 4.2.2 Determination of Electric Field and Measurement Time (tm)

The electric field ( $E_{ox}$ ) over the interfacial  $GeO_2$  layer was calculated from

$$E_{ox} = (V_g - V_{th}) \times 3.9 / (6 \times EOT) \quad (4.1)$$

where the EOT is the equivalent  $SiO_2$  oxide thickness for the  $GeO_2/Al_2O_3$  stack.  $V_g$  is the gate voltage and  $V_{th}$  is threshold voltage of fresh device.

Although  $SiO_2$  was not present in the test structure, the equivalent  $SiO_2$  thickness is used to follow the common practice and to make it easier for comparison with Si devices. The “3.9” and “6” in the formula above is used to take into account that  $GeO_2$  and  $SiO_2$  have a dielectric constant of 6 [174] and 3.9, respectively. The voltage drop across the semiconductor in inversion is taken into account by using  $V_g - V_{th}$ , which is an approximation widely used.

In order to check the accuracy of the  $E_{ox}$  calculated from the equation (4.1), we also determined the  $E_{ox}$  by using the 1D Poisson Simulator [175] and the CV method [176]. A reasonable agreement is obtained for these three methods. Comparison is shown in Fig. 4.2.




Fig. 4.2 Comparison of electric field calculated by equation, 1D simulation and CV methods. Good agreement is obtained.




Fig. 4.3 Dependence of  $\Delta V_{th}$  on the measurement time for different samples. The stress field over the interfacial layer is 6.5 MV/cm for Ge/GeO<sub>2</sub> and 10 MV/cm for both Si/SiON and Si-capped Ge sample. The stress time is 1 ks and temperature is 20 °C. During the measurement period, V<sub>g</sub> was kept negative and did not reach zero, as shown in Fig. 1(b).

The measurement time,  $t_m$ , can be defined as the time for sweeping  $V_g$  from the stress level  $V_{gst}$  to the measurement  $V_g$  for  $I_s = 100 \times W / L$  nA (see the ramp in Fig. 4.1(b)). Reliable measurements were obtained only for  $t_m > 0.4 \mu\text{s}$  and the recovery for shorter time could not be assessed. Fig. 4.3 shows that the recovery is negligible when  $t_m$  increases from  $\sim 0.4 \mu\text{s}$  to  $\sim 10 \mu\text{s}$  and  $t_m = 5 \mu\text{s}$  is used here to minimize recovery. The high temperature results show a similar behavior (not shown). When  $t_m = 1$  sec, recovery lowers  $\Delta V_{th}$  by 70~80% for Si/SiON and the Si-capped Ge sample, but only  $\sim 30\%$  for Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>, so that  $\Delta V_{th}$  is relatively stable for the latter.

In this work, both  $t_m = 5 \mu\text{s}$  [125, 160, 173, 174] and  $t_m = 1$  sec were used [94, 99, 177]. Although  $t_m = 5 \mu\text{s}$  minimizes recovery, agreement has not been reached on the NBTI kinetics even for Si/SiON [96, 178, 179]. Under the conventional slow DC measurement of  $t_m = 1$  sec, however, it is widely accepted that  $\Delta V_{th}$  follows a power law and the  $V_g$ -accelerated lifetime prediction method is established [180] and some industrial researchers preferred  $t_m = 1$  s (e.g. [181]). It is of importance to find out whether this method is applicable for Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>.

## 4.3 Impact of Stress Electric Field on NBTI of GeO<sub>2</sub>/Ge

### 4.3.1 Traditional $V_g$ -accelerated Lifetime Prediction Method

The  $V_g$ -accelerated lifetime prediction method for Si/SiON requires the time exponent of  $\Delta V_{th}$  to be independent of the stress  $V_g$  [125, 180]. See Equation 2.8. When using this method, the stress bias, i.e.  $V_{gst}$ , typically does not change with time and  $t_m$  is

~seconds. For example, it shows that  $|E_{ox}| > 9\text{MV/cm}$  was used for Si MOSFETs [125, 182] in Fig. 4.4.




Fig. 4.4 Stress bias and  $E_{ox}$  in the traditional  $V_g$ -acceleration for testing lifetime of Si MOSFETs [125].

### 4.3.2 NBTI under Different Stress Electric Field

We applied these test conditions first to the Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> and Fig. 4.5(a) shows that  $\Delta V_{th}$  was substantial even under an operation bias level of -1.2 V ( $E_{ox} = -2\text{MV/cm}$ ) and it is  $V_g$ -accelerated. The defect density in the current Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> is clearly too high to meet the lifetime required for commercial application. It is of interest, however, to study their properties and dynamics, since the past experiences from high-k/SiON stack on Si show that the nature of the defects does not change when their density reduces substantially through process optimization [183, 184].

Fig. 4.5(a) appears similar to the conventional Si/SiON where  $\Delta V_{th}$  follows a power law against stress time [125].  $\log|\Delta V_{th}|$  versus  $\log(\text{time})$ , however, is not a parallel shift

for different  $V_{gst}$  and the time exponent,  $n$ , reduces from 0.33 at  $V_{gst} = -0.8$  V to 0.13 at  $V_{gst} = -2.2$  V in Fig. 4.5(b), despite that the  $|E_{ox}| \leq 4.5$  MV/cm used here is well within the range typically used for Si MOSFETs when observing a constant time exponent [125, 182].




Fig. 4.5 (a) NBTI degradation kinetics under different stress biases at 20 °C measured by slow DC I-V of  $t_m = 1$  s. The solid lines were fitted with a power law. The stress  $V_g$  does not change with time and  $E_{ox}$  in the legend is the field strength over  $GeO_2$  at the start of stress. (b) The time exponent at different  $V_{gst}$  for DC and  $E_{ox}$  for pulse measurement extracted within the time range of 1 s to 1000 s. (c) NBTI kinetics under constant stress  $E_{ox}$  at 20 °C measured by pulse I-V of  $t_m = 5 \mu s$ . The stress  $|V_g|$  was increased with time to maintain a constant  $E_{ox}$  here.

A possible explanation for the lower  $n$  at higher  $V_{gst}$  is that, when the stress was carried out under constant bias  $V_{gst}$ , the formation of positive charges lowers the  $|E_{ox}|$  near the Ge/dielectric interface. At higher  $V_{gst}$ , there are more PCs, leading to a larger reduction in  $|E_{ox}|$  near Ge, lowering  $|\Delta V_{th}|$  and in turn  $n$ . This PCs-induced  $|E_{ox}|$  reduction can be corrected by increasing  $V_{gst}$  for a stress step  $i$  from the  $V_{gst}$  at the start of stress by  $\Delta V_{th_{i-1}}$ , so that the effective stress bias,  $(V_{gst}-V_{th})$ , and  $E_{ox}$  are kept constant.

To suppress the recovery during measurement and the consequent underestimation of  $\Delta V_{th}$ ,  $t_m = 5 \mu s$  was used and Fig. 4.5(c) gives the result under constant stress  $E_{ox}$ . The degradation does not follow a power law with a single exponent over the whole range of test time in Fig. 4.5(c), although data between 1 and 1000 sec can be fitted with a power law. The time exponent extracted between 1 and 1000 sec is given in Fig. 4.5(b), which increases for higher  $|E_{ox}|$ . As a result, suppressing recovery during measurements and stressing under constant  $E_{ox}$  do not lead to a constant time exponent and the conventional lifetime prediction method cannot be used for the Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> used here.

## 4.4 Effects of Stress Temperature and Anneal

### 4.4.1 Effect of Stress Temperature

Fig. 4.6(a) shows the  $\Delta V_{th}$  under  $|V_{gst}-V_{th0}| = 0.75$  V for different stress temperatures with  $t_m = 1$  s. As expected, the NBTI is thermally activated. Under a higher  $|V_{gst}-V_{th0}| = 2.35$  V, however, Fig. 4.6(b) shows that  $\Delta V_{th}$  tends to become insensitive to

temperature as it rises. This leads to a reduction of the activation energy,  $E_a$ , for higher  $V_{gst}$ , as shown in Figs. 4.6(c) and (d).




Fig. 4.6 NBTI kinetics under different stress temperatures,  $t_m = 1$  s, and  $|V_{gst}-V_{th0}| = 0.75$  V (a) and 2.35V (b). (c) is the Arrhenius plot at 1000 sec. (d) gives the extracted apparent activation energy from (c) at different  $|V_{gst}-V_{th0}|$ .

$E_a$  was extracted from the Arrhenius plot at 1000 sec in Fig. 4.6(c). It is an apparent activation energy with the measurement made at the stress temperature [185]. The

insensitivity of  $\Delta V_{th}$  to temperature over 75 °C at  $|V_{gst}-V_{th0}| = 2.35$  V in Fig. 4.6(b) is not caused by running out of defects, since the longer stress clearly shows that the degradation can be higher.




Fig. 4.7 NBTI kinetics under different stress temperatures with  $t_m = 5$   $\mu$ s. The  $E_{ox}$  during stress was kept at a constant of -1.4 MV/cm (a) and -3.3 MV/cm (b). (c) is the Arrhenius plot at 1000 sec. (d) gives the extracted apparent activation energy from (c) at different  $E_{ox}$ .

The temperature-insensitivity of  $\Delta V_{th}$  at a stress time of 1000 sec has not been observed for Si/SiO<sub>2</sub> [112] and Si/SiON/High-k [186] and is worth of further exploring. One possibility is that the recovery during the 1 s measurement delay is also a thermally activated process, compensating the degradation. Figs. 4.7(a)-(d) give the results measured with  $t_m = 5 \mu s$  that minimized the recovery. The  $\Delta V_{th}$  appears insensitive to temperature initially (e.g.  $< 1$  ms) and the reason will be discussed in Chapter 6. For longer stress time, however, it is clearly thermally enhanced and the apparent  $E_a$  taken at 1000 sec is insensitive to  $E_{ox}$  in Fig. 4.7(d).

#### 4.4.2 Effect of Anneal

To study the anneal of PCs, a device was exposed to 150 °C after stressing at 20 °C. Fig. 4.8(a) shows that nearly all PCs can be neutralized in 1,800 sec. In comparison, the neutralization is less than half for Si/SiON under similar anneal conditions [187]. The following speculation is made to explain this difference.

It has been reported that the positive charges in SiO<sub>2</sub> can have energy levels above the bottom edge of the Si conduction band, i.e.  $E_c$ , making them difficult to reach by free electrons from Si substrate [17, 94, 99, 177]. The  $E_c$  offset between SiO<sub>2</sub> and Si is around 3.2 eV, so that these traps can be located well above the Si  $E_c$ . The  $E_c$  offset between GeO<sub>2</sub> and Ge, however, has been reported to be as low as 0.8 eV [188], so that the positive charge in GeO<sub>2</sub> should be closer to Ge  $E_c$ , making them relatively easier to neutralize at elevated temperature.

It is worth pointing out that the PCs in SiO<sub>2</sub> can only be fully neutralized when the anneal temperature reached 400 °C [187-189]. After the anneal, the  $\Delta V_{th}$  in the subsequent stress becomes smaller than that before anneal, because of defect losses and slowdown in SiON [187-189]. To test if this is also the case for Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>, the device was re-stressed after anneal and Fig. 4.8(b) clearly shows that  $\Delta V_{th}$  has not been reduced for the re-stress, so that the defect losses and slowdown were not observed here.

The full anneal at 150 °C in Fig. 4.8 was observed after stress under  $V_{gst}=-2.8$  V, which is much higher than the operation bias, say  $V_g=-1.2$  V. To test whether the full anneal can also be achieved after stress under use bias, the anneal was performed also after stress under  $V_{gst}=-1.2$  V. Fig. 4.9 confirms that the full anneal was also achieved.




Fig. 4.8 (a) The 1st stress was under  $V_g = -2.8$  V, 20 °C for 1000 s. The device was then annealed for 20 min at 150 °C in air with all terminals floating. The 2nd stress was under the same conditions as the 1st one. (b) compares the  $\Delta V_{th}$  for these two stresses by resetting the stress time to zero at the start of the 2nd stress.  $T_m = 1$  s.




Fig. 4.9 After stress at  $V_{gst} = -1.2$  V, degradation can be fully recovered by annealing at  $150$  °C.

## 4.5 Contribution of Interface States Generation

The positive charges responsible for NBTI can originate from both the bulk of gate oxide and the oxide/substrate interface [22, 112, 183, 190]. When NBTI was reported for thick  $\text{SiO}_2$  (e.g. 95 nm) in early years, the stress  $E_{ox}$  was relatively low and it was observed that PCs from the oxide and the interface were equally important [112]. For thin (< 3 nm) oxides, however, the stress  $E_{ox}$  used is typically higher (e.g. 10 MV/cm) and hole injection occurs [22, 125]. The charging of hole traps leads to a larger contribution of PCs from oxides to  $\Delta V_{th}$  than that from generated interface states [22, 160, 191]. Nitridation introduces additional hole traps, further enhancing the contribution of PC from oxides to  $\Delta V_{th}$  [26, 192]. We now assess the relative importance of PCs from interface states for Ge pMOSFETs of a  $\text{GeO}_2/\text{Al}_2\text{O}_3$  stack.

### 4.5.1 Charge Pumping Measurement

Fixed amplitude charge pumping is a widely-used method for characterizing the interface states [138, 153]. The fixed voltage base level charge pumping, on the other hand, can suffer from the interference from the trapping/detrapping of traps in the gate dielectric bulk as the pulse amplitude increases [138]. To demonstrate this, we carried out the fixed base voltage CP on the Ge samples and a Si sample with high level traps in dielectric bulk. The results are shown in Fig. 4.10. There is no clear saturation for both samples, because of the contribution from the charge trapping/detrapping in the dielectric to the charge pumping current. To confirm that the non-saturation of  $I_{cp}$  for the fixed base voltage CP is not caused by gate leakage current, the leakage current also was measured and it is insignificant in both devices. Fixed amplitude CP is preferred in this work, therefore.




Fig. 4.10 Non-saturation  $I_{cp}$  measured by using fixed base voltage CP for both (a) GeO<sub>2</sub>/Ge pMOSFET (b) Si pMOSFET. The frequency is 1MHz. The fall/rise time is 20ns.

#### 4.5.2 Estimation of Interface States Generation

Fig. 4.11(a) presents a typical result of charge pumping measurements before and after a stress. The generation of interface states clearly can be seen from the raised peak after stress, resulting in an increase of interface state density of  $\Delta D_{it} = 1.88 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ . As a first order estimation of the contribution from  $\Delta D_{it}$  to  $\Delta V_{th}$ , we assume a uniform energy distribution of interface states. It has been reported that the charge neutrality level is in the lower half of the band gap for Ge [127], but, for simplicity, we assume that all states between the midgap and  $E_v$  are donor-like and contribute to positive charges. This gives rise to a positive charge of  $\Delta N_{it} = 0.33 \times \Delta D_{it} = 6.20 \times 10^{10} \text{ cm}^{-2}$  and a corresponding threshold voltage shift of  $\Delta V_{it} = \Delta N_{it} \times q / C_{ox}$  [193]. Fig. 4.11(b) compares the  $\Delta V_{it}$  with the measured  $\Delta V_{th}$ , showing that  $\Delta V_{it}$  is one order of magnitude smaller. The  $\Delta D_{it}$  measured by CP is the average value over an energy range of  $\pm 0.22 \text{ eV}$  centered at midgap in our case [194]. It has been reported that the interface state density rises substantially towards the band edge, so that an assumption of uniform energy distribution can underestimate the contribution of  $\Delta D_{it}$ .

As a second order approximation, we use the energy profile reported in earlier work [174] for  $D_{it}$ . As shown in Fig. 4.11(c), the solid curve was fitted with the test data by using an expression,  $D_{it} = A \times \exp[-(E-E_v) / E_0] + C$ , where  $A$ ,  $E_0$  and  $C$  are constants. This function was then normalized to the measured  $\Delta D_{it}$  over the energy range from midgap to  $0.22 \text{ eV}$  below it, resulting in the dotted line in Fig. 4.11(c). The positive charges were estimated by integrating the dotted line between midgap and  $E_v$ , resulting in  $\Delta N_{it} = 7.89 \times 10^{10} \text{ cm}^{-2}$ . The corresponding  $\Delta V_{it}$  is also shown in Fig. 4.11(b) and its

contribution remains insignificant. Moreover, even if we use the highest  $I_{cp}$  value measured by the fixed base voltage CP for evaluating  $N_{it}$ , it is still substantially less than the defect density for the total  $\Delta V_{th}$ . We conclude that the NBTI of Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> is dominated by positive charges in the dielectric. The parameters used for the  $N_{it}$  calculation [43, 153, 195] are: thermal drift velocity ( $6 \times 10^6$  cm/s), capture cross-section ( $5 \times 10^{-17}$  cm<sup>-2</sup>) and intrinsic carrier density ( $2.4 \times 10^{13}$  cm<sup>-3</sup>).




Fig. 4.11 (a) The charge pumping current,  $I_{cp}$ , before and after a stress under  $V_{gst} = -1.2$  V at 20 °C. (b) A comparison of the 1st and 2nd order estimated contribution of generated interface states to the threshold voltage shift with the measured  $\Delta V_{th}$ . (c) The energy distribution reported in ref. [174]. The dashed line is obtained by normalizing the solid line to the measured  $1.88 \times 10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> in the range of 0.22 eV from midgap. The charge pumping amplitude is 1V, frequency is 1 MHz and the rise and fall time are 20 ns.

### 4.5.2 Confirmation by Id-Vg Measurement

To confirm that the interface states beyond the energy range probed by charge pumping are insignificant, the source current was plotted in logarithmic scale. If interface state generation were significant, the I-V shift should be non-parallel, especially in the subthreshold region. Fig. 4.12, however, shows that the shift is in parallel, supporting that the degradation is dominated by the positive charge in dielectric for Ge MOSFETs.




Fig. 4.12 The parallel shift in the sub-threshold region of Id-Vg curve. The black dashed curve is a parallel shift of the 1000 sec data.

## 4.6 Positive charges in dielectric: energy switching model

It has been shown in Section 4.3 and 4.4 that NBTI in the Ge sample behaves differently from that in Si samples. In this section, the cause for these differences will be investigated at the defect level.

#### 4.6.1 Properties of Positive charges (PC)

For Si pMOSFETs, the positive charges (PC) in gate oxides have a complex behavior and have been explained differently by different groups [117, 125, 160, 179, 194, 196, 197].




Fig. 4.13 (a) Different types of PCs in Si/SiON/HfO<sub>2</sub>. After stress and neutralization,  $E_{ox} = \pm 5 \text{MV/cm}$  were applied with alternating polarity to show the traps  $\sim E_c$  and above  $E_c$  at 150 °C and then 25 °C [189].  $V_g > 0 \text{ V}$  reduces  $\Delta N_{ot}$  and  $V_g < 0 \text{ V}$  increases PCs. (b) illustrates the energy level differences for the three types of PCs.  $\Delta N_{ot}$  was measured from the  $I_d$ - $V_g$  shift at midgap, where interface states are neutral for Si MOSFETs.

Fig. 4.13(a) and (b) summarize their typical behavior and one way of characterizing them is to separate them into three groups according to their energy ranges: As-grown hole traps (AHTs) below the Si  $E_v$ , Cyclic positive charges (CPCs) around Si  $E_c$ , and Anti-neutralization positive charges (ANPC) above Si  $E_c$  [17, 22, 94, 99, 177, 186].

After building up PCs during stress at high  $|E_{ox}|$ , substantial neutralization occurs under  $V_g > 0$  at a relatively low  $E_{ox} = 5$  MV/cm. By alternating the polarity of  $E_{ox} = \pm 5$  MV/cm, the CPC around Si  $E_c$  can be repeatedly charged and neutralized, and the ANPC well above  $E_c$  remain charged and are not neutralized. Most AHTs below Si  $E_v$  cannot be re-charged under  $E_{ox} = -5$  MV/cm. In the following, we will show that PCs in  $GeO_2/Al_2O_3$  on Ge are different.




Fig. 4.14 Positive charges in  $Ge/GeO_2/Al_2O_3$  device. The stress was at  $V_{gst} = -2.6$  V and  $125$  °C. After a neutralization step at  $+4.2$  MV/cm at  $125$  °C,  $E_{ox} = \pm 3.3$  MV/cm were applied with alternating gate polarity in a temperature sequence of  $125$  °C,  $20$  °C and  $125$  °C. The time for switching temperature is 40mins with gate floating and this time was not included in the time axis.

Fig. 4.14 shows a typical result for  $GeO_2/Al_2O_3$  on Ge. Although the first impression is that the PCs behave similarly to those in Si samples, a close inspection, however, reveals several important differences:

- The charge and neutralization of CPCs around  $E_c$  by alternating  $V_g$  polarity for Si samples in Fig. 4.13(a) is insensitive to measurement temperature, i.e.  $T$ , since it has an energy level accessible even at room temperature and the charge and neutralization are through carrier tunneling here that is a process insensitive to  $T$ . In contrast, Fig. 4.14 shows that the charge/neutralization cycling in Ge sample reduces for lower  $T$ .
- The density of ANPC above  $E_c$  in Si samples in Fig. 4.13(a) clearly increases at lower  $T$ . After being neutralized at a higher  $T$ , the defect energy level remains above  $E_c$ . As soon as  $T$  is reduced, electrons leave the defects, tunnel into the Si conduction band, recharge the defects, and result in the higher PCs. For the Ge sample, however, Fig. 4.14 shows that the remaining PCs hardly increase when the temperature lowers from 125 °C to 20 °C.




Fig. 4.15  $I_s - V_g$  before and after stress under  $E_{ox} = -6.5$  MV/cm for 1000 s on a Si/SiON/HfO/AlO device. The dotted line is a parallel shift of the line for 1000 sec data until it reached the fresh  $I_s - V_g$  at low  $|V_g|$ . It shows the stressed  $I_s - V_g$  is not in parallel with the fresh  $I_s - V_g$ .

- When  $V_g$  sweeps from the stress level in the positive direction to a sensing  $V_g$ , some traps in Si samples fall below the Fermi level and are neutralized [22, 125, 160]. Fig. 4.15 shows that  $|\Delta V_{th}|$  nearly halved when  $V_g$  moves from -1.2 V to -0.6V. In contrast, Fig. 4.12 shows parallel shift of I-V curve for Ge sample, as the change of  $\Delta V_{th}$  with  $V_g$  is much smaller for Ge samples (Fig. 4.16), indicating detrapping from traps below  $E_v$  for Ge is less important than that in Si.




Fig. 4.16 Dependence of  $\Delta V_{th}$  on the sensing  $V_g$ .  $\Delta V_{th}^*$  is the  $\Delta V_{th}$  measured at the highest sensing  $|V_g|$  for a sample. Devices were stressed under an initial  $E_{ox} = -6.5$  MV/cm for 1000 s at 20 °C.

#### 4.6.2 Energy Alternating Model

The above differences indicate that the PCs in Ge samples are different from those in Si samples, so that a different model is needed. We propose an ‘energy alternating model’ to explain these differences. A defect in gate dielectric has different energy levels, according to its charge-status [198]. The ‘energy alternating’ means that the energy level of a defect switches from one value to another, when its charge-status changes. As illustrated in Fig. 4.17(a), neutral hole traps have a spread of energy levels below  $E_v$  of

Ge. Application of higher  $|E_{ox}|$  allows charging the traps further below  $E_v$ , leading to the field activation of NBTI in Fig. 4.5(a). Application of higher temperature also charges the hole traps further below  $E_v$ , resulting in the higher  $\Delta V_{th}$  at higher temperatures in Fig. 4.6 and Fig. 4.7.




Fig. 4.17 The energy-switching model for positive charges in Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>. (a) shows charging under  $V_g < 0$ , (b) shows neutralization under  $V_g > 0$ . '□' represents neutral hole traps and '+' represents charged hole traps.

After being charged, instead of staying at the same energy level, the defects are lifted to energy levels well above Ge  $E_v$ . This allows most hole traps holding their PCs when  $V_g$  is swept from stress toward threshold levels, giving rise to the smaller reduction in Fig. 4.16, when compared with that in Si/SiON.

If the energy levels of the lifted PCs were near  $E_c$ , their neutralization should be insensitive to temperature, similar to those in Si samples in Fig. 4.13. Fig. 4.14 shows

that this is not the case for Ge samples, however. On the other hand, if the lifted PCs are above  $E_c$ , their neutralization should be thermally enhanced, as illustrated by Fig. 4.17(b), similar to the PC above Si  $E_c$  in Fig. 4.13(b) [17, 94, 99, 177]. This is confirmed below.




Fig. 4.18 Impact of measurement temperature on  $\Delta V_{th}$  for (a) Si/SiON and (b) Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>. The lines are a guide for the eye.  $t_m = 1$  s.

Fig. 4.18 shows that an increase of  $T$  clearly lowers  $\Delta V_{th}$  for both Si (Fig. 4.18(a)) and Ge (Fig. 4.18(b)) samples. The thermal activation of neutralization supports the proposition that there are PCs above the Ge  $E_c$ . However, when  $T$  reduces subsequently,  $\Delta V_{th}$  rises back for Si, but remains the same for Ge samples. This supports the view that, unlike the case of Si samples, the energy level of defects drops back below  $E_v$  after neutralization at high  $T$  to prevent recharge at the subsequent low  $T$  for Ge sample without re-stress, as illustrated in Fig. 4.17(b). Because the energy level was switched back below  $E_v$  after neutralization at 125 °C, lowering temperature to 20 °C did not recharge them, unlike the Si sample in Fig. 4.18.

For Ge sample at a time  $t^*$ , a signature of the energy-alternate after neutralization is that the number of un-neutralized PC is determined by the highest temperature a sample was exposed prior to  $t^*$ , rather than the temperature at  $t^*$ . In contrast, for Si sample, the lack of energy level alternating means that the number of un-neutralized PC at  $t^*$  is determined by the temperature at  $t^*$ . In other words, one may say that Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> can remember its temperature history, but Si/SiON cannot. The underlying physical mechanism for the energy alternating is not known. One speculation is the field-assisted multi-phonon emission during hole trapping [117]. To better prove the existence of energy alternating defects, further experimental evidence for the energy alternating model will be given in Chapter 5 with a detailed investigation on defect energy distributions.

## 4.7 Summary

This chapter characterizes the NBTI for Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> and compares it with Si samples. Similar to Si samples, NBTI is activated both electrically and thermally for Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>. There are a number of important differences from Si samples and the new findings include: (i) The time exponent is not constant for different stress biases/fields when measured with either slow DC or pulse technique, which makes the conventional V<sub>g</sub> acceleration lifetime prediction technique of Si samples inapplicable to the Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>; (ii)  $\Delta V_{th}$  is substantially less sensitive to measurement time; (iii) The neutralization can be nearly 100% under a temperature as low as 150 °C, in contrast with the 400 °C needed by Si sample. (iv) Defect losses were not observed for

Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>. On defects, the positive charges in GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> on Ge dominate the NBTI. They do not follow the same model as that for PCs in SiON/Si and an energy-alternating model has been proposed: the energy levels have a spread for neutral hole traps below  $E_v$ , lift up after charging, and return below  $E_v$  following neutralization.

# 5 Hole Trap Energy Distribution by Discharge-based Multi-pulse (DMP) Technique

## 5.1 Introduction

Promising performance has been demonstrated, with an  $\text{Al}_2\text{O}_3/\text{GeO}_2$  gate stack [7, 8]. After achieving good initial performance, attention should be paid to its reliability. The lifetime of Si pMOSFETs is limited by negative bias temperature instability (NBTI) [17, 192, 199] and the Ge pMOSFET with  $\text{Al}_2\text{O}_3/\text{GeO}_2$  also suffers from substantial NBTI, as presented in Chapter 4. NBTI has two sources: generated interface states and positive charges (PCs) formed in the gate dielectric by hole trapping [199-201].

The PCs in Si MOSFETs have a complex behavior and caused much confusion since 1970s [96, 178, 184, 202, 203]. Three different types of PCs: as-grown hole traps (AHT), cyclic positive charges (CPC), and anti-neutralization positive charges (ANPC) [17, 94, 99, 100] were identified, as discussed in Section 2.4.1. Efforts were made to extract the energy distribution of PCs [24, 25], but they were based on the slow quasi-DC measurement, hence did not capture the defects that discharged rapidly. Moreover, they only provide distribution within the bandgap. As a result, two types of PCs, AHT and ANPC, were not covered by these early works [24, 25]. DMP technique has been

developed recently to evaluate the different types of PCs in Si device[26], which confirmed the framework.

Attempts have also been made to characterize the interface traps [27] and border traps [28] in high mobility channel devices. AC transconductance (AC-gm) method and TSCIS (Trap Spectroscopy by Charge Injection and Sensing) technique were combined to map the energy distribution of PBTI induced electron traps in  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}/\text{Al}_2\text{O}_3$  and Ge nMOSFETs. However, there is little information on the PCs induced by NBTI in  $\text{Al}_2\text{O}_3/\text{GeO}_2/\text{Ge}$  pMOSFETs. To assist understanding and further minimization, it is desirable to know their energy distribution, which also provides the PC density at a given surface potential needed for simulating the NBTI impact on devices and circuits in the future.

## 5.2 Principle of Discharge-based-Pulse (DMP) Technique

The DMP technique can probe the energy distribution of PCs in Si device [26] and it is adapted in this section to obtain the detailed information of hole traps for Ge pMOSFETs.

### 5.2.1 DMP Technique for Probing Hole Traps

The principle of the DMP probing technique is illustrated in Fig. 5.1. When discharge voltage was stepped towards positive, the PCs in the shaded area dropped below  $E_f$  and discharged. By varying gate voltage over a large range,  $E_f$  can be swept from below  $E_v$

to above  $E_c$  at the interface. They were measured from the change in threshold voltage. It should be pointed out that the quantization effect leads to a deviation of ground state energy levels from the  $E_c$  and  $E_v$  at the interface in Fig. 5.1. The ‘ $E_c$ ’ and ‘ $E_v$ ’ were used here to represent band bending, following common practice [28, 204], which will be discussed further in section 5.5.




Fig. 5.1 A schematic energy diagram before (dashed lines) and after (Solid lines)  $V_{\text{discharge}}$  stepping towards positive. After the stepping, the PCs in the shaped region is below  $E_f$  and will be discharged.

## 5.2.2 Charge Polarity of Hole Traps

The basic premise used here is that a hole trap is neutral if it is below the  $E_f$  at the interface, but positive if it is above the  $E_f$ , as illustrated by the energy band diagram in Fig. 5.2. This applies to traps both below and above  $E_v$ .




Fig. 5.2 The energy band diagram to illustrate the polarity of hole traps in the dielectric. The symbols of '□' and '+' are corresponding to the neutral and positively charged traps, respectively.




Fig. 5.3 Comparison of Pulsed  $I_s$ - $V_g$  measurement on fresh  $\text{GeO}_2/\text{Ge}$  pMOSFET and theoretical calculation by 1D simulator [175]. Good agreement indicates the traps are neutral when device is fresh.

The DMP measurement starts from the most negative  $V_g$ , i.e., the stress gate bias  $V_{gst}$ , under which the hole traps were charged during the stress. After stress and when  $V_{discharge}$  were stepped towards positive direction, the  $E_f$  at the interface moved

upward in steps. For each step, a group of hole traps falling below  $E_f$  and were neutralized. Before electrical stress, the fresh gate dielectric is assumed to be neutral, since the measured threshold voltage agrees well with that calculated for a neutral gate dielectric, as shown in Fig. 5.3. Since the NBTI stress normally shifts the  $V_{th}$  in the negative direction, it can only be caused by an increase of positive charges in the oxide. During the discharge period after stress,  $V_{th}$  recovers through neutralization.

### 5.3 Measurement Time and Experimental Procedure

The device used here is the  $Al_2O_3/GeO_2/Ge$ , the same as that described in the chapter 4.

#### 5.3.1 Measurement Time ( $t_m$ )

The test started with recording the reference  $I_s-V_g$  at  $V_d = -100$  mV from a gate pulse edge of  $5 \mu s$  [7, 125], as shown in Fig. 5.4. The reference threshold voltage, i.e.  $V_{th0}$ , was extracted by extrapolating from the maximum transconductance. The potential disturbance from discharging and charging during measurement is clarified below.

If the discharging occurs during the measurement itself, the measured charge will reduce for longer measurement time. Fig. 5.4 shows that this is indeed the case when the measurement time is longer than  $20 \mu s$ . When the measurement time reduces from  $20 \mu s$  by more than one order of magnitude, however, the  $\Delta V_{th}$  remains flat. This supports that the emission time of defects is over  $20 \mu s$  under our test conditions. Discharging is

negligible during the measurement below 20  $\mu\text{s}$ ; therefore, a measurement time of 5  $\mu\text{s}$  is used.




Fig. 5.4 Normalized Vth shift varies with different measurement time. Clear decrease is observed with measurement time longer than 20  $\mu\text{s}$ .




Fig. 5.5  $|V_{th0}|$  is measured with different measurement time on a fresh  $\text{GeO}_2/\text{Ge}$  device (a) with corresponding  $I_d$ - $V_g$  curves (b).

Potential trapping could also happen during the measurement itself. Fig. 5.5 gives the  $V_{th0}$  measured on a fresh device against the measurement time. When the measurement time is longer than 100 ms,  $|V_{th0}|$  clearly increases, supporting that trapping does occur

during the measurement itself. For a measurement time less than 100 ms, the measured  $V_{th0}$  is flat, supporting negligible trapping. Since 5  $\mu$ s was used for the measurement, the trapping during the measurement itself is also negligible.

### 5.3.2 Experimental Procedure




Fig. 5.6 (a) The  $V_g$  waveform; (b) The discharging against time under each  $V_{discharge}$ ; and (c) The  $\Delta V_{th}$  at the end of each discharge period against  $V_{discharge}$ . The device was stressed at  $V_{gst} = -2.8\text{V}$ ,  $20^\circ\text{C}$ , for 3000 sec.

After stressing for a pre-specified time,  $|V_g|$  was reduced from  $|V_{gst}|$  to  $|V_{discharge,1}|$  by using the waveform in Fig. 5.6(a). The discharging under  $|V_{discharge,1}|$  was monitored periodically by the pulses and the  $V_{th}$  shift, i.e.  $\Delta V_{th}$ , was measured at a constant  $I_s = 100 \times W / L$  nA. Once Discharge,1 completes, gate bias was stepped to  $|V_{discharge,2}|$  and the same procedure was applied. It was found that a pulse edge time of 5  $\mu$ s was fast enough to freeze the discharging and that charging was negligible in section 5.3.1. The effective density of positive charges,  $\Delta N_{ox}$ , defined as  $\Delta N_{ox} = C_{ox} \times \Delta V_{th}/q - \Delta N_{it}$ , versus discharging time is given in Fig. 5.6(b). Fig. 5.6(b) shows that the discharge mainly occurs within 1 sec, so that a discharge time of 1 sec will be used for each  $V_{discharge}$  hereafter. Fig. 5.6(c) gives the  $\Delta V_{th}$  at 1 sec of discharging versus  $V_{discharge}$ . The variation of  $\Delta V_{th}$  with  $V_{discharge}$  is significant.

## 5.4 Energy distribution of Hole Traps in $GeO_2/Ge$ Gate Stack

### 5.4.1 Energy distribution of Hole Traps

To obtain the energy distribution,  $V_{discharge}$  should be converted to  $E_f - E_v$  at the interface. This relationship was obtained from a 1D Schrödinger-Poisson simulator [175] and the result is given in Fig. 5.7(a). It should be noted that the horizontal axis of Fig. 5.7(a) is  $V_g - V_{th}$  and  $V_{th} = V_{th0} + \Delta V_{th}$  varies during discharging, where  $V_{th0}$  is the threshold voltage of fresh device and  $\Delta V_{th}$  means the threshold voltage shifts.

Fig. 5.7(b) plots the effective density of PCs, i.e.  $\Delta N_{ox}$ , versus  $E_f - E_v$ , evaluated from  $\Delta N_{ox} = C_{ox} \times \Delta V_{th} / q - \Delta N_{it}$ , where  $\Delta N_{it}$  is the number of generated interface states charged at  $I_s = 100 \times W / L$  nA [26]. The  $\Delta N_{it}$  was measured by the standard charge pumping method at a frequency of 1 MHz, a rise/fall time of 20 ns, and an amplitude of 1.0 V, as detailed in Chapter 4. The effect of  $\Delta N_{it}$  on evaluating the energy distribution of PCs [26] is further discussed in section 5.4.2




Fig. 5.7 (a) The  $E_f - E_v$  against  $V_g - V_{th}$  for converting each  $V_{discharge}$  to an  $E_f - E_v$ . (b) The typical energy distribution of PCs per unit area,  $\Delta N_{ox}$ . (c) The corresponding energy density,  $\Delta D_{ox}$ . The device was stressed at  $V_{gst} = -2.8 \text{ V}$ ,  $20^\circ \text{C}$ , for 3000 sec.

The energy density of PCs is evaluated from  $\Delta D_{ox} = -d(\Delta N_{ox}) / d(E_f - E_v)$  and a typical result is given in Fig. 5.7(c). As  $E_f - E_v$  at the interface increases, Fig. 5.7(b) shows that  $\Delta N_{ox}$  initially decreases rapidly, resulting in a high  $\Delta D_{ox}$  in the order of  $10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$ . As  $E_f$  approaches  $E_v$ , however, the declining rate of  $\Delta N_{ox}$  reduces sharply. To assess how the PCs below  $E_v$  affect device operation, Fig. 5.6(c) shows that  $E_f = E_v$  occurs at  $V_g = -1.55 \text{ V}$ .

As a result, the hole traps below  $E_v$  are neutral and have no effect on devices with an operational  $|V_g| < 1.55 \text{ V}$ . For higher operation  $|V_g| > 1.55 \text{ V}$ , however, some PCs will be positively charged, reducing the driving  $|V_g - V_{th}|$ . For example, if  $|V_g|$  increases from 2 to 2.5 V, Fig. 5.6(c) shows that 0.1 V, i.e. 20% of the  $|V_g|$ -increase, will be used to compensate the PCs.

When  $E_f$  moves above  $E_v$ , Fig. 5.7(b) shows a slope change, leading to a low level of  $\Delta D_{ox}$  between  $E_v$  and  $E_c$ . As  $E_f$  approaches  $E_c$ , however, the declining rate of  $\Delta N_{ox}$  picks up again, before the second slope change above  $E_c$ . This creates a clear peak of  $\sim 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$  in  $\Delta D_{ox}$  near  $E_c$ . The PCs near  $E_c$  will be charged under an operation  $V_g$  and cause significant NBTI for  $\text{Al}_2\text{O}_3/\text{GeO}_2/\text{Ge}$  pMOSFETs.

#### 5.4.2 Contribution of Interface States

After stress, the generated interface state density,  $\Delta D_{it}$ , was measured by the charge pumping technique. It was reported that, after stress,  $\Delta D_{it}$  did not change during the measurement [192] and we also found that  $\Delta D_{it}$  changed little during our measurements.

As a result, at a given stress level, the generated interface states,  $\Delta N_{it}$ , did not change during the discharge measurement, since  $\Delta V_{th}$  was always measured at the same source current for all  $V_{discharge}$ .

For a given number of generated interface states, they will give a “fixed” level of interface charges when the surface potential is “fixed” at a level corresponding to  $I_s = 100 \times W/L$  nA, as illustrated in the energy band diagram in Fig. 5.8. Since  $\Delta V_{th}$  was always measured at this ‘ $I_s$ ’ level for all  $V_{discharge}$ , the contribution from  $\Delta D_{it}$  to  $\Delta V_{th}$  is also “fixed”.




Fig. 5.8 Illustration of the amount of generated interface states corresponding to the  $E_f$  for current at threshold voltage level.

To estimate the contribution of  $\Delta D_{it}$  to  $\Delta V_{th}$ , it is desired to know the amount of generated interface states that are charged, i.e.  $\Delta N_{it}$ , at  $I_s = 100 \times W / L$  nA. It has been reported that the charge neutrality level for Ge is in the lower half of the bandgap,  $E_g$  [127]. As a first order estimation, however, we assumed that all interface states in the

lower half of the bandgap are positively charged, so that the number of positive charges from the  $\Delta D_{it}$  is expressed as,

$$\Delta N_{it} = (E_g/2) * \Delta D_{it} , \quad (5.1)$$

The total effective charge density is given by,

$$\Delta N_{th} = \Delta V_{th} * C_{ox}/q . \quad (5.2)$$

The effective charge density in the oxide is given by,

$$\Delta N_{ox} = \Delta N_{th} - \Delta N_{it} . \quad (5.3)$$

$\Delta N_{it}$ ,  $\Delta N_{th}$ , and  $\Delta N_{ox}$  were compared in Fig. 5.9. It can be seen that the contribution from  $\Delta N_{it}$  to  $\Delta N_{th}$  is insignificant and this contribution is corrected by using the equations above.




Fig. 5.9 Comparison of the interface states, oxide traps and total charged traps. The contribution of interface states is insignificant.

### 5.4.3 Effects of Stress Time

To explore the relation between the PCs below  $E_v$  and those above  $E_v$ , Fig. 5.10 compares their dependence on stress time. There is a substantial increase in the density with stress time. It is clear that, at short time (the symbol ‘●’), PCs are negligible above  $E_v$ , but substantial below  $E_v$ . As stress time increases, the PCs above  $E_v$  increase, but they do not shift up in parallel. To show that the PCs below  $E_v$  are insensitive to stress time, the top-dashed curve is used as an eye-guide for the top data-set with a stress time of 10 ksec. It is then shifted downward in parallel, showing good agreement with the data-set at 5 ms. It means that the below- $E_v$  PCs were already fully charged after only 5 ms.




Fig. 5.10 A comparison of  $\Delta N_{ox}$ (a) and  $\Delta D_{ox}$  (b) after different stress time under  $V_{gst} = -2.8V$  at  $20^\circ C$ . The top dashed curve is an eye-guide for the top dataset at  $t_s = 10$  ks. The other two dashed curves were a parallel downward shift of the top dashed curve. The symbols ‘●’ were obtained on a fresh device with a time for each point of 5 ms to minimize generation. The  $V_g$  was swept from positive to negative direction for this dataset.

The above energy distribution does not give a spatial distribution of positive charges and, without it, a volumetric density cannot be determined accurately. The areal density is widely used by test engineers (e.g. [20, 46, 47]), since it allows evaluating the impact of positive charges on threshold voltage and makes it easier to compare with the generated interface states.

## **5.5 Quantization and Fermi Level Pinning Effects**

The above results showed that energy levels of hole traps are continuous and they can exist far outside the band gap. This energy distribution gives the PCs at a given surface potential needed for circuit and device simulation. In this section, we discuss the Quantization Effect and its difference from the classical understanding of the energy band. In addition, Fermi Level Pinning Effect and Discharge voltage step are further examined for the DMP Technique.

### **5.5.1 Quantization Effect**

A particle in quantum mechanical systems is considered as ‘particle in box’ [205], which can only take on certain discrete value of energy. This is different from the classical particles, which can have any energy continuously. The energy spectrum of a system with discrete energy levels is named as quantized. Fig. 5.11 shows the energy levels for an electron in atoms: the lowest possible energy level, ground state and higher

energy levels, excited states. After absorbing energy, an electron may jump from the ground state to an excited state.




Fig. 5.11 Energy levels for an electron in an atom: ground state and excited states. After absorbing energy, an electron may jump from the ground state to a higher energy excited state.

From the view of quantum mechanics, it is difficult to move  $E_f$  beyond the bandgap by over 100 meV in Ge or Si. In the bulk of Ge or Si, the valence band edge,  $E_v$ , represents the energy level of ground states. When the band is bent upwardly under a negative gate bias, the simulation result in Fig. 5.12 shows that the energy level of ground states no longer follows the classical  $E_v$ , because of the quantization effects near the interface. As a result, although  $E_f$  is less than 100 meV below the ground state level marked as 'LH1' in the figure, it is 375 meV below the interfacial energy level corresponding to the classical  $E_v$ .




Fig. 5.12 Energy levels of ground state no longer follow classical  $E_v$  due to quantization effects near the interface.

In another word, the quantization effect causes a deviation of the ground state energy level from the classical  $E_v$ , making it possible for  $E_f$  to be several hundreds of meV below the classical  $E_v$ . Similarly,  $E_f$  can be several hundreds of meV above the classical  $E_c$  at the interface. Although the  $E_v$  and  $E_c$  at the interface no longer represent the ground state energy levels, it is a common practice to use ‘ $E_c$ ’ and ‘ $E_v$ ’ to represent the band bending at the interface (e.g. [27, 28, 204, 206-209]), which is followed in this thesis.

### 5.5.2 Fermi Level Pinning Effect

“Fermi level pinning at the band edges” was a popular phenomenon, which was noted by John Bardeen in 1947 [210]. Question would be naturally raised whether there were

high density of states at the interface of oxide/substrate, because these states are able to absorb a large number of charges, leading to a nearly fixed Fermi level as  $V_g$  changes.

When the gate oxide was thick (e.g. 20 nm) and the operation voltage was 5 V, Fig. 5.13(a) shows that  $E_f$  was reasonably pinned at the classical  $E_c$  and  $E_v$  at the interface indeed, since the voltage will mainly drop over the oxide. For a 2.35 nm oxide, i.e. the equivalent thickness used in this thesis, the  $E_f-E_v$  can reach several hundreds of meV at the interface. An introduction of defects in the order of  $10^{12} \sim 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$  at the interface only has a marginal effect on the  $E_f-E_v$  for both Si and Ge MOSFETs, as shown in Fig. 5.13(a) and (b).




Fig. 5.13 Impact of oxide thickness and high density states on the Fermi level pinning at the band edges (a) 2.35nm & 20nm SiO<sub>2</sub>/Si (b) 2.35nm EOT GeO<sub>2</sub>/Ge device.

### 5.5.3 Discharge Voltage Step

The accuracy in the energy for the distribution measured in this chapter will be limited to around  $kT/q$ . To test if the use of a  $V_{\text{discharge}}$  step as small as 0.05 V causes any

additional inaccuracy, new tests were carried out with much larger  $V_{\text{discharge}}$  step. It is shown in Fig. 5.14 that the distribution is insensitive to the voltage step size.




Fig. 5.14 Comparison of different  $V_{\text{discharge}}$  steps (a) continuously discharging step by step (b) ‘big jump’ discharging step.

## 5.6 Understanding of Defect Differences and Energy Alternating

The different stress-time dependence of defects below  $E_v$  and around  $E_c$  shown in Section 5.4.3 indicates that they could originate from different defects, although the electrical measurements reported here do not give direct information on their microscopic structure. For  $\text{SiO}_2/\text{Si}$ , it is reported that oxygen vacancy is a hole trap [211] and some hydrogen-related defects can form different types of hole traps [201]. One may speculate that oxygen vacancy and hydrogenous defects also exist in the present  $\text{Al}_2\text{O}_3/\text{GeO}_2/\text{Ge}$  sample, which awaits further investigation [188]. In chapter 4, we

explained the differences of defects properties by a speculated energy alternating defect (EAD) model only based on the DC measurement. In this section, investigation is carried out on the defects differences in terms of the energy level by the DMP technique and the EAD model is further verified.

### 5.6.1 Defect Differences

1) Recovery: Fig. 5.15(a) and Fig. 5.16(a) show that the degradation in GeO<sub>2</sub> devices is fully recoverable, but not in Si devices, respectively;

2) 2<sup>nd</sup> stress: After the recovery, 2<sup>nd</sup> stress was carried out under the same stress condition as the 1<sup>st</sup> one. In GeO<sub>2</sub> devices, it follows the same kinetics as 1<sup>st</sup> one, as shown in Fig. 5.15(b), indicating that all defects have returned to their fresh states after recovery. However, in Si devices, Fig. 5.16(b) shows that 2<sup>nd</sup> stress deviates from 1<sup>st</sup> one, after AHTs are refilled as indicated with the parallel shift-down of 2<sup>nd</sup> stress;

3) Recharge: Following the discharge through which the energy profiles are obtained, recharge was conducted after discharge. Traps in Ge cannot be recharged until charging energy level (EL) is swept back near Ge E<sub>v</sub> (see Fig. 5.15(c)). To compare with Ge, similar test was carried out on Si devices [26], and Fig. 5.16(c) shows different recharge behavior: it starts once the energy level is swept lower than E<sub>c</sub> of Si;

4) Temperature (T): For Ge devices, no recharge is observed in the upper half of Ge band gap and the recharge is independent of T, either RT or 125 °C (see Fig. 5.15(d)). However, for Si, Fig. 5.16(d) shows that the recharge clearly rises near the Si E<sub>c</sub> when lowering T from 125 °C to RT. Further explanation is given below.




Fig. 5.15 Defects in GeO<sub>2</sub>/Ge device: (a) Degradation is fully recoverable without a permanent component. (b) The 2<sup>nd</sup> stress after recovery follows the same kinetics as the 1<sup>st</sup> one. All defects returned to their fresh states after recovery. (c) Negligible recharge when biased in the upper half of bandgap. (d) Recharge does not increase when switching from 125 °C to room temperature (RT).

As illustrated in Fig. 5.17(a), the energy level of EAD alternates with its charge status: it shifts to energy level above  $E_v$  when it gets charged, and shifts back below  $E_v$  of Ge when neutralized. In contrast, the generated defects (GD) in Si do not alternate, with its energy level well above  $E_v$  of Si (see Fig. 5.16(b)). Since EADs in Ge devices will

return to their fresh states after neutralization, the 2<sup>nd</sup> stress in Ge has the same kinetics as 1<sup>st</sup> one as expected, as shown in Fig. 5.15(b). Recharging EAD can only take place when biased below  $\sim E_v$ , the same as in a fresh device (Fig. 5.15(c)), but cannot when biased at  $\sim E_c$  at either room temperature (RT) or 125 °C (Fig. 5.15 (d)).




Fig. 5.16 Defects in SiO<sub>2</sub>/Si device: (a) NBTI is not fully recovered due to permanent component. (b) 2<sup>nd</sup> stress after recovery follows the same kinetics for AHTs, but different kinetics for generated defects (GD). 'Δ' is a parallel downward shift of 'O'. (c) Recharge occurs in the upper half of band gap. (d) Recharge increases when switching from 125 °C and RT. The hole traps neutralized at 125 °C at high energy levels are recharged at RT due to lower electron energy at RT.

In contrast, since generated defects in Si keep their high energy level after being neutralized and do not return to their fresh states, its kinetics during 2<sup>nd</sup> stress is different from 1<sup>st</sup> one (Fig. 5.16(b)). The neutralized GDs at high energy level recharge once above  $E_f$  (Fig. 5.16(c)). They also recharge when switching from 125 °C to RT as there are less electrons at RT that can reach and neutralize them (Fig. 5.16(d) and Fig. 5.17(b)).

### **5.6.2 Energy Alternating Defects (EAD) Model**

The differences shown in Section 5.6.1 can be explained by the presence of Energy Alternating Defects (EAD) in Ge, which is absent in Si devices.

As described in Chapter 2, for Si pMOSFETs, the positive charges (PC) in gate oxides can be classified into three groups according to their energy ranges: As-grown hole traps (AHTs) below the Si  $E_v$ , Cyclic positive charges (CPCs) around Si  $E_c$ , and Anti-neutralization positive charges (ANPC) above Si  $E_c$  [17, 22, 94, 99, 177]. With energy levels above Si  $E_c$ , ANPC is difficult to reach by free electrons from Si substrate [17, 94, 99, 177], making them difficult to be neutralized.

### **5.6.3 Confirmation of Energy Alternating Defects**

As discussed above in Fig. 5.15 and Fig. 5.16, the experimental differences strongly suggest the existence of energy alternating defects (EADs) in Ge devices. To better explain the EADs in Ge devices, it is worth further emphasizing the third difference that

there is little recharge when the  $E_f$  sweeps at the upper half of the bandgap, the same energy location after the discharge, and it can only start to recharge the defects when the  $E_f$  changes its energy level to around  $E_v$  of Ge, as shown in Fig. 5.15(c). This means the energy level of this type of defects is at higher energy location after charge while at lower energy location after neutralization.




Fig. 5.17 Illustration of defect differences in Ge and Si devices. (a) GeO<sub>2</sub>/Ge: **AHTs**, either charged or neutral, are mainly below  $E_v$  with a tail above  $E_v$ . **EADs** are below  $E_v$  when neutral, shift to above  $E_v$  once charged, return to fresh states below  $E_v$  after neutralization. (b) SiO<sub>2</sub>/Si: **AHTs** are below  $E_v$  without the tail. **GDs** are generated and have high energy levels, either charged or neutral. **GDs** above  $E_c$  cannot be fully neutralized, leading to the permanent component. **GDs** neutralized at 125 °C can be recharged at RT by e-tunneling to Si conduction band. Small  $E_c$  offset at oxide/Ge allows full neutralization of **EADs**.

As comparison, shown in Fig. 5.16(c), the same experiments in Si devices shows that the recharge happened at the same energy level locally once finished the discharge period, which is very different from Ge, suggesting no clear experimental observation of energy changing with charge status in the Si case.

Besides, the defects were able to be fully neutralized in Ge devices, as shown in Fig. 5.15(a) and Fig. 5.15(b). They agree with what we observed during the initial characterization of anneal effects in Fig. 4.8 and Fig. 4.9. Also, the impact of measurement temperature as shown in Fig. 5.15(d) and Fig. 5.16(d) agree with the initial experimental observation as discussed in Fig. 4.18.

The absence of 'permanent' component in Ge (see Fig. 5.15(a)) is because the charged EADs are sufficiently close to Ge  $E_c$  and fully neutralized, as the  $E_c$  offset at  $\text{GeO}_2/\text{Ge}$  interface is smaller than that at  $\text{SiON}/\text{Si}$  [188]. The anneal effects agree with the Chapter 4 [29], in which energy alternation has been speculated for possible explanation. The energy alternation with charge status is also supported by the first-principle calculations, re-plotted as shown in Fig. 5.18 [212-214], suggesting that EADs are intrinsic in  $\text{Al}_2\text{O}_3/\text{GeO}_2/\text{Ge}$ .

Results strongly support the existence of EADs in Ge devices, even when a fast measurement technique was used in this chapter, instead of conventional DC measurement utilized in Chapter 4. Therefore, the energy alternating defects (EADs)

model proposed in Chapter 4 is well confirmed in this chapter, for a better description of the mechanism and explanation of the EADs existence in Ge MOSFETs.




Fig. 5.18 First principle calculations show intrinsic energy alternating defects in Al<sub>2</sub>O<sub>3</sub> [212, 213]. For GeO<sub>2</sub>, the charge transition level is reported for hole traps [214].

#### 5.6.4 Charging/Discharging via Tunneling

The charging and discharging of hole traps in the dielectric is through tunneling process. There are a significant number of holes present in the inversion layer which are ready to tunnel into the dielectric. Whether these holes can fill a trap or not, however, depends on its energy level relative to the trap. As an approximation, we assume that most holes at the interface are above  $E_f$  and there are little holes below  $E_f$  at the interface. Fig. 5.19(a) illustrates the possible process for charging a trap above  $E_f$ : either by inelastic tunneling through multiple phonons [117] or via interface states [215]. For the traps below  $E_f$ , Fig. 5.19(b) shows that tunneling holes will not fill them, since their energy is inadequate to reach them and occupation probability is low.




Fig. 5.19 Illustration of two possible processes for charging a trap above  $E_f$ : via interface states and inelastic tunneling through multiple phonons (a) and energy barrier for hole trap filling (b).

## 5.7 Summary

In this chapter, the energy distribution of PCs in the  $\text{Al}_2\text{O}_3/\text{GeO}_2/\text{Ge}$  gate stack was characterized in detail and the proposed model in chapter 4 was further verified. The results show that  $\Delta V_{th}$  can vary significantly when  $E_f$  was swept from below  $E_v$  to above  $E_c$  at the Ge interface. The energy density distribution has three features: a rapid

rise when moving below  $E_v$  at the interface, relatively low between  $E_v$  and  $E_c$ , and a peak near  $E_c$ . The below- and above- $E_v$  PCs have different dependences on stress time: the charging of below- $E_v$  PCs is rapid and saturates, while it is slower and does not saturate for the above- $E_v$  PCs. The density can reach  $10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$  below  $E_v$  and 20% of  $|V_g|$ -increases will be screened by these PCs. After charging, the energy level of the defect moves upwardly after charging, when compared with that for pre-charging. The important point here is that for the Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>, this charging-induced energy level change is much larger than that for the Si sample. For the positive charges above the Si  $E_c$ , after neutralization, they are still above Si  $E_c$  and the energy level change cannot be experimentally observed. However, for the positive charges above Ge  $E_c$ , after neutralization, they fell well below  $E_c$ . This energy-alternating can explain the different behaviour of positive charges between Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> and Si samples satisfactorily.

# 6 Investigation of NBTI lifetime prediction and AC kinetics in Germanium pMOSFETs

## 6.1 Introduction

Chapter 4 reported that the traditional lifetime prediction method with DC measurement cannot be applied to Ge with Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub> gate stack, due to the non-constant power exponent under different stress conditions [29]. The reason was unknown at that time. It was reported that Si-cap/Ge device has superior reliability, but NBTI degradation in Si-cap Ge devices by DC measurement also cannot be described by power law  $\Delta V_{th} = C \cdot V_{ov}^\gamma \cdot t^n$  [30], and its lifetime,  $\tau$ , cannot be predicted by power law extrapolation [30, 31]. This is also true for GeO<sub>2</sub>/Ge devices albeit its NBTI is higher [32]. NBTI measured by fast pulse technique is further examined in this Chapter, as shown in Fig. 6.1(a) and (b). It is found that the power law is also inapplicable for both Si-cap/Ge and Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge, preventing reliable lifetime prediction (see Fig. 6.1(c)).

For Si devices, the latest results show that the power law can be restored for the generated defects (GD), after removing the as-grown hole trapping (AHT) [126]. This Si method works well for Si device, but does not work for Ge, as shown in Fig. 6.2.




Fig. 6.1 NBTI in (a) Si-cap and (b) GeO<sub>2</sub>/Ge devices do not follow a power law. (c) Power law extrapolation failed for Si-cap devices, as the exponent (inset) is not a constant [30]. (d) Power law is restored by the new technique developed in this work with a constant exponent (inset).

Tests [32] were carried out to characterize the energy distribution of hole traps and AHT was also observed as a parallel shift-up below  $E_v$  of Ge. Although ‘AHT’ are removed by this Si method after each specific stress condition [32], varying power exponent is still observable in Fig. 6.2(b). Therefore, there is a pressing need to develop a new method for Ge to restore power law, enable lifetime,  $\tau$ , prediction, and assist in process development.




Fig. 6.2 (a) Energy profiles of defects in GeO<sub>2</sub>/Ge are obtained by discharging defects against energy levels from low-to-high. AHTs, obtained with the Si-method by sweep-charging from high-to-low on fresh device [6], are below  $E_v$  and do not increase with stress time. (b) Removing AHT leads to a varying power exponent (slope), preventing reliable extrapolation from high stress  $V_g$  to low operation  $V_g$ .

Equipped with the knowledge gained in Chapter 4 and 5, where NBTI was initially evaluated in Chapter 4 and the proposed EAD model was verified by defect energy distribution in Chapter 5, a new technique will be developed to restore the power law for NBTI degradation in Ge pMOSFETs, enabling lifetime prediction (see Fig. 6.1(d)).

AHTs and EAD will be separated first in Section 6.4 and the degradation kinetics for EADs and lifetime prediction based on the new technique will then be investigated in Section 6.5. The applicability of this new technique in Si-cap Ge devices will be investigated in Section 6.6. NBTI under AC stress conditions in GeO<sub>2</sub> and Si-cap devices will be investigated in Sections 6.7 and 6.8, respectively.

## **6.2 Devices and experiments**

The test follows the same procedures as in the chapters 4 and 5. The gate dielectric stack used for the majority of tests in this chapter is shown in Fig. 6.3(a) and (b). The GeO<sub>2</sub>/Ge device is the same as that used in chapters 4 and 5, i.e., a 1.2 nm GeO<sub>2</sub> and a 4 nm Al<sub>2</sub>O<sub>3</sub> [171], resulting in a SiO<sub>2</sub> equivalent oxide thickness of 2.35 nm for the stack.

Devices used are summarized in Table 6.1. Plasma nitrided SiON/Si structure is used for the purpose of comparison. Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge device process is described in chapter 4. For Si-cap/Ge device, the initial non-optimized Si-cap layer was grown at 500 °C for the Ge surface passivation, followed by an ozone oxidation forming of SiO<sub>2</sub>. 4 nm HfO<sub>2</sub> is deposited using atomic layer deposition. After optimization, the deposition of Si-cap layer was under a lower temperature (350 °C), with a thinner HfO<sub>2</sub> (2 nm) on it.




Fig. 6.3 Schematic energy band diagram and structure of (a) GeO<sub>2</sub>/Ge (b) Si-cap/Ge devices

Table 6.1 Gate stack and exponents for Si and Ge Samples

<p>(1) 2.3nm plasma-N <b>SiON/Si</b></p> <p>(125°C: n = 0.20, m = 16.1, γ = 3.22)</p>
<p>(2) 4nm Al<sub>2</sub>O<sub>3</sub>/1.2nm <b>GeO<sub>2</sub>/Ge</b></p> <p>(RT: n = 0.20, m = 14.4, γ = 2.88; 125°C: n = 0.24, m = 10.9, γ = 2.62)</p>
<p>(3) 4nmHfO<sub>2</sub>/~0.5nmSiO<sub>2</sub>/<b>Si-cap/Ge(non- optimized)</b></p> <p>(RT: n = 0.19, m = 25.3, γ = 2.92)</p>
<p>(4) 2nmHfO<sub>2</sub>/~0.4nmSiO<sub>2</sub>/<b>Si-cap/Ge(optimized)</b></p> <p>(thick Si-cap: RT: n = 0.25, m = 46.0, γ = 11.5; 125°C: n = 0.28, m = 34.4, γ = 9.63)</p> <p>thin Si-cap: 125°C: n = 0.19, m = 34.0, γ = 6.46)</p>

### 6.3 As-grown hole traps (AHT) and EAD separation

AHTs in Si devices are typically below  $E_v$  of Si and measured by sweeping energy level from high to low level [32]. When this Si method is applied to  $GeO_2/Ge$ , it appears that Ge AHTs were also below  $E_v$ , as shown with symbol '■' in Fig. 6.4(a). There are two possible explanations for the absence of AHTs above  $E_v$ . One is that AHTs do not exist above  $E_v$ . The other is that the apparent absence of AHTs above  $E_v$  is actually an artifact. There could be a substantial amount of Ge AHTs above  $E_v$  (see grey triangle in Fig. 6.4(a)) which were not detected by the Si method because of insufficient charging during sweeping when  $E_f$  is above  $E_v$ .




Fig. 6.4 Restoring power law extrapolation for GeO<sub>2</sub>/Ge devices (a) A comparison of AHTs extracted using the Ge- and Si-Method. The Ge method detects a tail above E<sub>v</sub> (Grey triangle). (b) AHTs do not increase with stress time, resulting in the marked parallel shift. (c) AHTs are filled first during stress and are temperature independent, whilst EADs are the opposite. (d) Power law is restored after removing AHT extracted with Ge-Method in (a), during which the filling time is kept short enough so that EADs are negligible.

To explore this further, a ‘Ge method’ is developed, which sweeps energy from low to high. The sweeping rates must satisfy two conditions: it must be slow enough to ensure AHTs are filled up and it must be fast enough to not activate the EADs. Fig. 6.4(a) shows charging near E<sub>c</sub> is negligible, supporting that the EADs are not activated when measuring AHTs. The grey triangle confirms that AHTs exist above E<sub>v</sub> for GeO<sub>2</sub>/Ge, although they are absent above Si E<sub>v</sub>. The AHTs and its ‘tail’ above E<sub>v</sub> are independent of temperature (RT and 125 °C).

To support that AHTs and EADs in Ge devices are two different groups of defects, Fig. 6.4(b) shows that EADs increase with stress time, but AHTs do not, since they are ‘as-grown’, showing saturation marked as parallel shift-up. Temperature effect is further explored under different stress conditions (E<sub>ox</sub> = -3.5 MV/cm and -0.95 MV/cm), as shown in Fig. 6.4(c).

The initial degradation is dominated by filling AHTs, which is insensitive to temperature (from RT to 125C), supporting Fig. 6.4(a). In contrast, charging EADs is thermally accelerated and does not saturate, also shown in Fig. 6.4(b). To separate

EADs from AHTs, we obtain the saturation level of AHTs for a given stress  $E_{ox}$  from Fig. 6.4(a) and (b). EADs are then extracted by subtracting these saturated AHTs from the total  $\Delta V_{th}$ , as shown in Fig. 6.4(d).

## 6.4 Restore power law and enable lifetime prediction in Ge

When EADs were extracted by evaluating AHTs with Si-method, power-law was restored (see Fig. 6.2(b)), however, the power exponent ‘n’ varies substantially with  $E_{ox}$ , as shown by the symbol ‘▲’ in Fig. 6.5(a), which prevents the reliable prediction. In contrast, when the correct amount of AHTs are determined by the Ge method and subtracted, a constant power exponent is successfully obtained for EADs, as shown by the parallel lines in Fig. 6.4(d) and the constant n in Fig. 6.5(a), demonstrating that the AHT-tail above  $E_v$  plays a crucial role. This tail does not scale with  $E_{ox}$  and impacts more on the raw ‘n’ at lower  $E_{ox}$ . After taking it into account, the variation of lifetime power exponent, m, (see Fig. 6.1(c)) disappears, which enables life time prediction, shown in Fig. 6.5(b). The method works for either RT or 125 °C.  $\gamma$  is extracted by the equation in the caption of Fig. 6.5. The values for all different samples are summarized in Table 6.1. A higher lifetime criterion of 350mV and 200mV are chosen for  $GeO_2/Ge$ , Si-cap/Ge (non-optimized) devices due to the high degradation level which needs further optimization, and 100mV is chosen for Si-cap/Ge (optimized) and SiON/Si devices, hereafter, for NBTI lifetime prediction.




Fig. 6.5 GeO<sub>2</sub>/Ge devices: (a) Constant time power exponents,  $n$ , are obtained at both RT and 125 °C with Ge-Method, but not with Si-Method. The impact of AHT-tail is larger at lower E<sub>ox</sub>, as it accounts for a larger percentage of total degradation. (b) Lifetime predictions are enabled at both RT and 125 °C by using the Ge-method, as a constant time-to-failure exponent,  $m$ , is restored in both cases.  $m = \gamma / n$ . With T increase, the reliability reduces as suggested by  $m$  &  $\gamma$ .

Both the generated defects (GDs) in Si devices and the EADs in Ge devices follow a power law and their similarity and differences should be explored. There are two groups of defects in both Si and Ge devices: as-grown hole traps (AHTs) and stress-changeable defects. After capturing holes, AHT change their charge status, but all other properties, such as charging time and energy levels, remain the same. For the stress-changeable defects, some other properties of the defects are also changed, in addition to the charge status. In this sense, the generated defects can be defined as the defects whose properties are changed or ‘generated’ during stress, in addition to charging/discharging.

For Si devices, the charging rate is changed [124] by the generation process. For Ge devices, the energy level is changed for the EADs by the generation process. Although the detailed physical processes are not known, the following speculations can be made.

In Si devices, after a precursor is converted into a GD, through bond-breaking [194] and probably followed by structure relaxation [197], the structure becomes permanently different from the precursor. After neutralization, the GD still has a different structure from the precursor, so that its recharging rate is faster than that when charged for the first time [124]. In Ge devices, activation of EADs also involves bond-breaking and is followed by structure relaxation [216], which could originate from a distribution of bond strengths [217]. The relaxed-structure, however, is repairable [218]. Following neutralization, it returns to its original precursor, so that its energy level also returns to its original one. In this sense, one may say that the Si device has the ‘hard generation’, while Ge device has the ‘soft generation’.

## **6.5 Lifetime prediction in Si-cap/Ge and device optimization**

### **6.5.1 Energy Profile of AHTs in Si-cap/Ge**




Fig. 6.6 (a) The energy profile of AHT in Si-cap/Ge (optimized) is further away ( $\sim 0.4\text{eV}$ ) from  $E_v$  than Si-cap/Ge (non-optimized). AHT tail is observable in fresh non-optimized device inside Si bandgap, but not in the optimized one. (b) Degradation of a non-optimized Si-cap/Ge device. Like  $\text{GeO}_2/\text{Ge}$  device: AHTs have a tail above  $E_v(\text{Si})$  and do not increase with stress time. (c) Degradation of an optimized Si-cap/Ge device. Like  $\text{SiON}/\text{Si}$  device: AHTs do not have a tail above  $E_v$  and do not increase with stress time (also in the optimized thin Si-cap/Ge, not shown).

Fig. 6.6(a) compares the AHTs in optimized and non-optimized Si-cap/Ge devices obtained by Ge-method. The optimized one does not have a tail above  $E_v$ , but the non-optimized one does. The energy level of Si-cap/Ge (optimized) is further away ( $\sim 0.4\text{eV}$ )

below  $E_v$  than that of Si-cap/Ge (non-optimized). In general, the non- and optimized Si-cap devices behave like  $\text{GeO}_2/\text{Ge}$  and Si devices, respectively. The AHTs saturate with stress time for both samples, as shown in Fig. 6.6(b) and (c).

### 6.5.2 Application of Ge method in Si-cap/Ge




Fig. 6.7 Power law with constant time power exponent,  $n$ , is restored with Ge-Method for Si-cap/Ge (a) non-optimized and (b) optimized device. Both tests are at RT. Constant time-to-failure power exponent,  $m$ , is also restored for both cases, as shown in Fig. 6.8, enabling reliable lifetime prediction. Eox of ‘●’ is similar for (a) and (b).

Fig. 6.7 shows that when the Ge-method is applied for the non- and optimized devices, power law was restored for both of them. The electric field is from  $-7.8$  MV/cm to  $-15.7$  MV/cm for non-optimized one and from  $-12$  MV/cm to  $-22.1$  MV/cm for optimized one. Constant time-to-failure power exponent,  $m$ , is restored for both cases, enabling reliable lifetime prediction. For the purpose of comparison, Eox of similar condition is marked out as the symbol ‘●’, shown in Fig. 6.7 (a) and (b). Optimized one can survive much longer time than the non-optimized one, as expected.

### 6.5.3 Lifetime prediction of Si-cap/Ge and process optimization

The higher processing temperature (500°C) of Si-cap layer could force Ge diffusing further into/through Si-cap and the dielectrics [91], making the non-optimized one behave similarly like GeO<sub>2</sub>/Ge. Ge–Si intermixing, caused by a Ge segregation mechanism, is strongly reduced by using different precursor at low temperatures [88, 91], for the purpose of optimization.




Fig. 6.8 A comparison of lifetime prediction on different CMOS processes by the new Ge-method developed in this work at (a) RT and (b) 125 °C. Si-cap/Ge MOSFETs shows superior reliability. Si-cap/Ge (optimized) shows process improvement over the non-optimized one (a). Thick and thin Si-cap (optimized) leads to a larger m &  $\gamma$  (Table 6. 1) and longer life time/higher maximum operational voltage than Si technology at 125 °C (b). Power law is restored in all cases, enabling process evaluation.

Fig. 6.8 compares the NBTI lifetime prediction of different devices/processes by using the new Ge-method at both RT and 125 °C. Si-cap/Ge shows superior reliability, even better than SiON/Si and the optimization is clearly needed for GeO<sub>2</sub>/Ge, agreeing with

[10]. For the optimized thick Si-cap/Ge device, an overdrive voltage of 1.77 V ( $E_{ox} = -12.6$  MV/cm) can be used to keep  $\Delta V_{th}$  within 100 mV for 10 years. Both thick and thin Si-cap (optimized) lead to a larger  $m$  &  $\gamma$  (see Table 6.1) and longer life time/higher maximum operational voltage than Si technology at 125 °C.

Power law lifetime prediction is restored for all three technologies, enabling CMOS device/process evaluation under DC stress conditions. The applicability of this technique in GeO<sub>2</sub>/Ge and Si-cap/Ge devices under AC stress conditions will be examined in the next two sections.

## **6.6 Initial investigation of characteristic time of defects in GeO<sub>2</sub>/Ge devices and its impact on NBTI under AC stress conditions**

It has been discussed in previous sections that defects behave differently in Si and Ge devices [219]. Based on the EAD model, lifetime has been successfully predicted for both GeO<sub>2</sub>/Ge and Si-cap/Ge devices under DC stress conditions. The impact of defect differences on the AC NBTI in Ge MOSFETs has not been investigated yet, which is required for device process optimization and circuit design in future.

Extensive studies have been carried out on the NBTI relaxation and the lifetime improvement with AC NBTI in Si MOSFETs [220-222]. Existing methodologies [117, 178, 223] rely on specific physical-based models along with multiple parameters (e.g.

hole trapping/detrapping models [117] and hydrogen diffusion/reaction model [178]) and there is no agreement on the responsible physical mechanism yet [224]. The AC frequency and duty factor behavior in Si devices have been characterized by understanding the impact of different types of traps on oxides [94, 99] and a three-parameter As-grown-Generation (A-G) model has been proposed to reliably predict the AC aging and its frequency/duty factor dependence [225]. This will be reviewed in Section 6.6.1 first and preliminary investigations on its applicability in GeO<sub>2</sub>/Ge devices will then be carried out in the remaining sub-sections.

### 6.6.1 Measurement procedure




Fig. 6.9 The  $V_g$  waveform and pulse measurement procedure for DC and AC NBTI. For AC stress, the  $\Delta V_{th}$  is measured on two edges: one from zero to  $V_{gst}$  as “End-of-Recovery (EoR)” and the opposite one as “End-of-Stress (EoS)”.

When AC NBTI was characterized by slow measurement techniques, the accuracy was affected by the fast trapping/detrapping [220, 222]. In this section, Pulse-IV measurement with  $5\mu s$  was used to record the fresh reference  $I_d$ - $V_g$  and also the  $I_d$ - $V_g$

curves measured during DC and AC NBTI stress. The measurement procedure under DC and AC stress is given in Fig. 6.9. For AC stress, the  $\Delta V_{th}$  are measured on two edges: one from zero to  $V_{gst}$  as “End-of-Recovery (EoR)” and the opposite one as “End-of-Stress (EoS)”.




Fig. 6.10 Defects separation based on their energy location in SiON/Si device. As-grown hole traps (AHT) are below  $E(V_{gGD})$  and the generated defects (GD) are above  $E(V_{gGD})$ . GD is further separated into CPC between  $E(V_{gGD})$  and  $E(V_{g=0V})$  and ANPC above  $E(V_{g=0})$ . For unipolar AC, ANPC never discharges [225].

Based on their energy location, defects have been separated as As-grown hole traps (AHT) that are below  $E(V_{gGD})$  and the generated defects (GD) that are above  $E(V_{gGD})$ . GD is further separated into CPC between  $E(V_{gGD})$  and  $E(V_{g=0V})$  and ANPC above  $E(V_{g=0})$ . For unipolar AC, ANPC never discharges, as shown in Fig. 6.10.

### 6.6.2 Impact of stress bias and temperature on AC NBTI behaviors in $GeO_2/Ge$

The typical AC Frequency and Duty Factor dependences at RT in GeO<sub>2</sub>/Ge devices are shown in Fig. 6.11.




Fig. 6.11 A comparison of (a) Frequency dependence and (b) Duty Factor dependence under different Vg bias in GeO<sub>2</sub>/Ge devices. Stress was carried out under either high Vgst = -2.8 V or low Vgst = -0.8 V for 500 sec at RT. AC stress measurement is normalized by the corresponding degradation under DC condition with same effective stress time. The black square symbol represents End of Stress (EOS) and red circle End of Recovery (EOR).

The AHTs have the lower energy and are easier to recover and are mainly responsible for the reduction of AC NBTI from its DC level. As the frequency becomes sufficiently high (>10 kHz), however, the NBTI does not reduce further for higher frequency, resulting in a plateau in Fig. 6.11. This indicates that the contribution of AHTs is already reduced to zero at 10 kHz. The good agreement between NBTI at EoS and EoR suggests that EADs recovers little at a frequency of 10 kHz, which will be further supported later.

The  $NBTI(>10kHz)/NBTI(DC)$  is highly dependent on the stress bias,  $V_g$ . Stress was carried out under either high  $V_{gst} = -2.8$  V or low  $V_{gst} = -0.8$  V for 500 sec at RT. The degradation under AC stress is normalized by the corresponding degradation under DC stress condition for the same effective stress time. Clearly, after the high  $V_g$  stress, the relative percentage at high frequencies is increased dramatically to about 75%, while it is only about 37% for the low  $V_g$  stress.

Fig. 6.12 shows the impacts of temperature on (a) Frequency dependence and (b) Duty Factor dependence in  $GeO_2/Ge$  devices. In both cases, stress was carried out under high  $V_{g\_ov}=|V_g-V_{th0}|= -2.35V$  for 500 sec under different temperatures, RT and 125 °C. The same percentage of traps contributes to the degradation of EOS at 10 kHz. For low frequency, more neutralization is observed from the EOR at 125 °C than at RT.




Fig. 6.12 A comparison of (a) Frequency dependence and (b) Duty Factor dependence under different Temperature in  $GeO_2/Ge$  devices. Stress was carried out under high  $V_{g\_ov}=|V_g-V_{th0}|= 2.35V$  for 500sec at both RT and 125 °C. AC stress measurement is normalized by the corresponding degradation under DC condition with same effective stress time.

In order to understand the AC NBTI behavior, the responsible defects are further examined. Fig. 6.13 shows the impacts of Vg stress bias and temperature on the defect energy distribution in GeO<sub>2</sub>/Ge. As-grown hole traps (AHT) and the Energy alternating defects (EAD) are separated and determined by the Ge-method, as described in Section 6.3.




Fig. 6.13 The impact of Vg stress bias and temperature on the defects based on the energy distribution in GeO<sub>2</sub>/Ge. As-grown hole traps (AHT) and the Energy alternating defects (EAD) are separated and determined by Ge-method. Normalized (a) defects separation (b)  $V_{gst} = -0.8V$  (c) comparison at RT and 125 °C.  $E(V_g = 0V)$  is marked for unipolar AC stress. EAD is rechargeable during AC stress.

As shown in Figs. 6.13(a) and (b), at RT, EAD is 75% and 35% of the total defects for high and low  $V_{gst}$ , respectively. This agrees well with the ratio of  $NBTI(10\text{ kHz})/NBTI(DC)$  at both high and low  $V_{gst}$  in Fig. 6.11(a). It strongly supports that, at 10 kHz, AHTs contribute little and EADs are responsible for NBTI. In other words, EADs recovery is negligible at frequency  $> 10\text{ kHz}$ .

When frequency reduces from 10 kHz, Fig. 6.12(a) shows that NBTI (EoR) reduces, indicating that EADs can partially recover. To support this, the EADs level at  $E(V_g=0)$  was marked out in Fig. 6.13(c), which represents the EADs level when discharge time is long enough for the discharge to reach completion. 1s is used, during which the main discharge completed, as shown in Fig. 5.6(b). It clearly shows that EADs recovery can be substantial under  $V_g=0$ . Moreover, Fig. 6.13(c) shows that the EADs recovery is thermally accelerated, agreeing well with the thermally enhanced reduction of NBTI (EoR) for lower frequency.

### **6.6.3 Charging/Discharging Characteristic time of AHTs**

A comparison of recovery in  $GeO_2/Ge$  after different stress conditions is shown in Fig. 6.14. After stress under the high  $V_{gst}$  at RT, the initial fast recovery of AHT (75% remaining) is followed by a slower recovery of EAD to 50% of the total. The overall recovery is slower than that under the low  $V_{gst}$ . It confirms that at higher  $V_{gst}$ , there are more EADs compared to that at the lower  $V_g$  condition. At  $125\text{ }^\circ\text{C}$ , it also shows 75% remaining after the initial AHT fast recovery, which agrees with Fig. 6.13(c). Under low

$V_g$  at RT, 23% is left after recovery, agreeing with Fig. 6.13(b), however, the neutralization of AHT is not as obvious as the high  $V_g$  stress conditions.




Fig. 6.14 Comparison of recovery behavior in  $\text{GeO}_2/\text{Ge}$  devices, with various conditions: high  $V_{gst}$  at RT, low  $V_{gst}$  at RT and high  $V_{gst}$  at  $125^\circ\text{C}$ . AHT and EAD for high  $V_{gst}$  are marked out.

The amount of defects that remain charged under AC stress conditions depend on the ratio of charge and discharge time,  $t^*_{ch}/t^*_{disch}$  of each individual type of defects. When the ratio becomes higher, fewer defects are charged at the end of discharge/recovery. Characteristic times for charging ( $t^*_{ch}$ ) and discharging ( $t^*_{disch}$ ) are defined as the time reaching 63% (37%) of the maximum (minimum) value according to the RC circuit theory [226]. As an initial analysis, the charging and discharging characteristics of AHT was evaluated in Fig. 6.15. It is shown that  $t^*_{ch}/t^*_{disch}$  of AHT in  $\text{GeO}_2/\text{Ge}$  is around 60 and it is insensitive to temperature (RT /  $125^\circ\text{C}$ ). Therefore, the AHT will be discharged during the AC stress measurement at high frequency, while the EADs remain charged, dominating the NBTI in  $\text{GeO}_2/\text{Ge}$

devices, which corresponds to the GD in SiON/Si devices. Further understanding and investigation is on-going, as time constant could be more than single.




Fig. 6.15 Comparison of charging/discharging time of AHT (a) after high  $V_g$  stress and low  $V_g$  stress, and (b) at RT and 125 °C. The data gives  $t^*_ch/t^*_disch \sim 60$  and the AHT is insensitive to temperature.

## 6.7 Defects properties and initial understanding of AC behavior in Si-cap/Ge devices

### 6.7.1 Frequency and Duty Factor Characteristics

The typical AC Frequency and Duty Factor dependences in Si-cap/Ge devices at 125 °C are shown in Fig. 6.16. The AC/DC ratio is similar to that in GeO<sub>2</sub>/Ge devices shown in Section 6.6. In the following sub-sections the defects in Si-cap devices will be examined in order to provide preliminary explanations for this phenomenon.




Fig. 6.16 Typical (a) Frequency and (b) Duty Factor dependence in 10ML Si-cap/Ge devices. Stress was carried out under high  $|V_g - V_{th0}| = 2.7V$  for 500sec at  $125^\circ C$ . AC stress measurement is normalized by the corresponding stress under DC condition with same effective stress time. The black square symbol represents End of Stress (EOS) and red circle End of Recovery (EOR).

### 6.7.2 Defects Properties in Si-cap/Ge devices

Figs. 6.17(a) and (b) show the recovery and charging behavior after the stress under  $|V_g - V_{th0}| = 2.7V$  at  $125^\circ C$  in Si-cap/Ge, respectively. The recovery clearly shows a fast initial recovery before 10 ms and a 2<sup>nd</sup> recovery period after around 1 sec. A 2<sup>nd</sup> stress was carried out with the same stress condition as the 1<sup>st</sup> one. The comparison of the 2<sup>nd</sup> stress with the 1<sup>st</sup> stress after shifting down the 2<sup>nd</sup> one shows that the recharge overlaps with the 1<sup>st</sup> charge within the first several milliseconds, followed by a slow recharge process starting at around a few seconds. It indicates that the AHTs were refilled initially and then other generated defects were refilled slowly as marked in Fig. 6.17(b).




Fig. 6.17 (a) Recovery behavior after stress under  $|V_g - V_{th0}| = 2.7V$  at  $125^\circ C$  (b)  $2^{nd}$  stress was carried out after the  $1^{st}$  stress and recovery for 1ksec in 10ML Si-cap/Ge device. Triangle symbol represents the same data after parallel shift down.

A sudden jump is observed when the  $2^{nd}$  stress is applied for only around a few  $\mu s$ , which means a fast recharge of the generated defects. The slow and fast rechargeable generated defects are denoted as ‘sCPC’ and ‘fCPC’, respectively, as marked in Fig. 6.17(b).

AHTs in Si-cap/Ge devices have been determined by the Ge method as shown in Section 6.6. Fig. 6.18(a) shows that AHTs and sCPCs are discharged at  $V_{g\_rec} = 1V$  for the particular Ge samples, equivalent to the  $V_{g\_rec} = 0V$  for Si devices. Defects that cannot be discharged until this energy level are ANPCs. During the recharge that sweeps back from high to low energy, sCPC can be recharged near Ge Ev. AHTs and fCPCs cannot be recharged until reaching the stress bias. The amount of sCPC is the same at different measurement temperatures as shown in Fig. 6.17(b).




Fig. 6.18 The defects separation based on the energy distribution in 10ML Si-cap/Ge. (a) As-grown hole traps (AHT) are determined by Ge-method. GD is further separated as sCPC, 'fCPC' and ANPC.  $E(Vg\_rec=+1 V)$  is marked for unipolar AC stress. sCPC is rechargeable during AC stress. (b) The same sCPC at different measurement temperature. Fast recharge after lowering the measurement temperature from 125 °C to RT. Thick Si-cap/Ge (c) thinner Si-cap/Ge.

Defects of fCPC in Si-cap/Ge show the same properties as fCPC in SiON/Si, in terms of short recharging time, as shown in Fig. 6.17(b). Fast recharge of fCPCs is also observed at  $E_f$  under flat band condition after lowering the measurement temperature from 125 °C to RT, as shown in Fig. 6.18(b). However, it cannot be recharged under low  $V_g$  bias in both thick and thin Si-cap/Ge devices, as shown in Fig. 6.18(a). In this respect, it

combines the behavior of both EAD in GeO<sub>2</sub>/Ge and fCPC in Si-cap/Ge. Detailed investigation on these defects is on-going. The charging and discharging characteristic times of different defects will be investigated and the impacts on the AC frequency and duty factor dependence will be examined in the next sub-section.

### 6.7.3 Impact of Charging/Discharging Characteristic time on AC behavior

The charging and discharging characteristics of AHT in 10ML Si-cap/Ge was evaluated in Fig. 6.19. It is shown that  $t^*_{ch}/t^*_{disch}$  of AHT in Si-cap/Ge is around 60. Therefore, the AHT will be discharged during the AC stress measurement.




Fig. 6.19 Charging/discharging time of AHT in 10 ML Si-cap/Ge. The data gives  $t^*_{ch}/t^*_{disch} \sim 60$ .

As an initial analysis, Fig. 6.20 shows the charging and discharging characteristics of total CPC and sCPC in 10ML Si-cap/Ge. The  $t^*_{ch}/t^*_{disch}$  is around 0.001 for the total CPC and  $\sim 100000$  for sCPC respectively. The ratio reduces significantly for the total CPC due to contribution of the large percentage of fCPC, which are charged within

a few  $\mu\text{s}$  and contribute to the degradation under AC stress. This is also the reason for the large AC/DC ratio observed in AC behaviors as shown in Fig. 6.16.

Therefore, the AHT and sCPC is dischargeable during the AC stress, while the ‘fCPC’ and ANPC-like defects contribute to the AC frequency and duty factor dependence of NBTI in Si-cap/Ge devices. As shown in Fig. 6.18(a), after the AHT and sCPC discharged, there is 75% of defects remaining charged, which agrees with the AC/DC ratio in Fig. 6.16. Further understanding and investigation is on-going, as time constant could be more than single.




Fig. 6.20 Charging/discharging time of (a) total CPC and (b) sCPC in 10 ML Si-cap/Ge. The data gives  $t^*_{ch}/t^*_{disch} \sim 5 \times 10^{-7}$  for total CPC and  $\sim 1 \times 10^5$  for sCPC.

## 6.8 Summary

In this chapter, it is demonstrated that the defects behave differently in Ge and Si devices, in terms of recovery, 2<sup>nd</sup> stress after recovery, energy level of recharge behavior, and

temperature dependence. It is found that there are energy alternating defects (EAD) in Ge, but not in Si devices. The as-grown hole traps have a tail above  $E_v$  for Ge, but not for Si devices. EAD is separated from AHT, in order to restore power law for NBTI kinetics with a constant power exponent. The developed Ge method enables lifetime prediction for Ge devices, which is also applicable in Si-cap/Ge devices. NBTI Lifetime is predicted with power law extrapolation for three CMOS technologies, which assists in further process/device optimization. Si-cap/Ge shows superior reliability to SiON/Si, while GeO<sub>2</sub>/Ge needs further optimization. Initial investigation is carried out on the characteristic time of defects in Ge devices and its impact on AC frequency and duty factor dependence, which is required for circuit design. Further investigation and understanding is on-going.

# 7 Summary and Future work

## 7.1 Summary

The work in this project has been focused on the performance, defects and reliability characterization of Germanium MOSFETs. Chapter 1 introduced the research concerns, rationale, and objectives of this research project. Originality and novelty of this work were pointed out. Chapter 2 reviewed the CMOS technology and challenges in the advanced Germanium MOSFETs. Surface passivation and defects responsible for them were explained for two main Ge structure devices. Reliability issues and NBTI models are also reviewed. Chapter 3 described the experimental facilities and characterization techniques used in this work. Limitations of conventional techniques and advantages of advanced pulsed techniques are discussed for Ge characterization. The main research work was divided into the following three chapters: Chapter 4 on the initial NBTI characterization and defects properties in Ge MOSFETs; Chapter 5 on the study of hole trap energy distribution by Discharge-based Multi-pulse (DMP) Technique; and Chapter 6 on the Investigation of defects behavior and lifetime prediction method for Ge MOSFETs. The summary for each chapter is given in what follows:

### 7.1.1 Initial NBTI characterization and defects properties in Ge MOSFETs

The NBTI in Ge devices is compared with that in Si devices. It is found out that, similar to Si samples, NBTI is activated both electrically and thermally for Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>. There are a number of important differences with Si samples and the new findings include: (i) The time exponent is not constant for different stress biases/fields when measured with either slow DC or pulse technique, which makes the conventional Vg acceleration lifetime prediction technique of Si samples inapplicable to the Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>; (ii)  $\Delta V_{th}$  is substantially less sensitive to measurement time; (iii) The neutralization can be nearly 100% under a temperature as low as 150 °C, in contrast with the 400 °C needed by Si sample; (iv) Defect losses were not observed for Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>.

On defects, early works reported that NBTI induced three types of positive charges in SiO<sub>2</sub> or SiON: AHT (As-grown Hole Trap), ANPC (Anti-Neutralization Positive Charge), and CPC (Cyclic Positive Charge). It is found that the positive charges in GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> on Ge dominate the NBTI, but they do not follow the same model as that for PCs in SiON/Si. An energy-alternating model has been proposed: the energy levels have a spread for neutral hole traps below E<sub>v</sub>, lift up after charging, and return below E<sub>v</sub> following neutralization.

### 7.1.2 Energy Distribution of Hole Traps in Ge MOEFETs

The DMP technique can probe the energy distribution of positive charges (PCs) in Si device and it is adapted to obtain the detailed information of hole traps for Ge MOSFETs. Disturbance is negligible from the trapping/detrapping during the measurement of 5 $\mu$ s. Energy distribution of PCs in the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge gate stack was characterized. The contributions of interface states and effects of stress time were studied.

It is found that  $\Delta V_{th}$  can vary significantly when  $E_f$  was swept from below  $E_v$  to above  $E_c$  at the Ge interface. The energy density distribution has three features: a rapid rise when moving below  $E_v$  at the interface, relatively low between  $E_v$  and  $E_c$ , and a peak near  $E_c$ . The below- and above- $E_v$  PCs have different dependences on stress time: the charging of below- $E_v$  PCs is rapid and saturates, while it is slower and does not saturate for the above- $E_v$  PCs. The density can reach  $10^{13}$  cm<sup>-2</sup>eV<sup>-1</sup> below  $E_v$  and 20% of  $|V_g|$ -increases will be screened by these PCs.

Simulation results showed quantization effect causes a deviation of the ground state energy level from the classical  $E_v$ , making it possible for DMP technique sweeping  $E_f$  by several hundreds of meV below the classical  $E_v$ . Only a marginal Fermi level pinning effect is found on the  $E_f$ - $E_v$  for 2.35 nm EOT Si and Ge MOSFETs, after an introduction of defects in the order of  $10^{12} \sim 10^{13}$  cm<sup>-2</sup>eV<sup>-1</sup>. The good accuracy was obtained with a discharge voltage step as small as 0.05 V. Although the energy distribution does not give spatial information of positive charges, the areal density is

widely used and provides the PC density at a given surface potential needed for simulating the NBTI impact on devices and circuits in the future.

It is further verified that the defects in Ge devices are different in terms of the energy level by the DMP technique. After charging, the energy level of the defect moves upwards, when compared with that for pre-charging. The important point here is that, for the Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>, this charging-induced energy level change is much larger than that for the Si sample. However, for the positive charges above Ge E<sub>c</sub>, after neutralization, they fell well below E<sub>c</sub>. This energy-alternating can explain the different behavior of positive charges between Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> and Si samples satisfactorily, which further support the proposed energy-alternating model.

### **7.1.3 Investigation of defects behavior and enabling NBTI lifetime prediction in Ge pMOSFETs**

NBTI is regarded as a severe reliability issue for scaled MOSFETs. Traditional lifetime prediction method is invalid and new pulsed technique based lifetime prediction method does not work for Ge MOSFETs. It is further clarified that the defects behave differently in Ge and Si devices from the view of trap energy location, in order to develop new lifetime prediction method for Ge MOSFETs.

It is found out that Ge MOSFETs are different from Si in several respects, including 2<sup>nd</sup> stress after recovery, energy level of recharge behavior, and temperature dependence. There are energy alternating defects (EAD) in Ge, but not in Si devices. The as-grown

hole traps have a tail above  $E_v$  for Ge, but not Si devices. EAD is separated from AHT, in order to restore power law of NBTI kinetics with a constant power exponent. The developed Ge method enables lifetime prediction for Ge devices, which is applicable in Si-cap/Ge devices as well.

NBTI lifetime is predicted with power law extrapolation in three CMOS technologies, which assists in further process/device optimization. Si-cap/Ge shows superior reliability to SiON/Si, while GeO<sub>2</sub>/Ge needs further optimization. Initial investigation is also carried out on the characteristic time of defects in Ge devices and its impact on AC NBTI.

## 7.2 Future work

This thesis reported the performance, defects properties, and NBTI lifetime prediction of advanced germanium MOSFETs, as compared to Si MOSFETs. Several other topics are of great interest and can be further investigated in future research, which are discussed as follows.

### **Duty cycle, frequency behavior, and AC stress lifetime prediction**

Initial investigation shows different AC behavior of NBTI in Germanium MOSFETs, in terms of duty cycle and frequency characteristics. The impact of defects is evaluated preliminarily. Energy alternating defect model explained the key differences

successfully, based on which power law was restored and DC stress lifetime prediction was achieved. It is interesting to further understand the AC NBTI based on the defects properties and to achieve the lifetime prediction under AC stress condition in Ge MOSFETs.

### **Electron trapping in Ge nMOSFETs**

The state-of-the-art Si-cap/Ge has superior NBTI reliability even with respect to Si pMOSFETs, although GeO<sub>2</sub>/Ge needs further optimization. The challenges are moving toward the Ge and III-V nMOSFETs. A question is what the key factor preventing the current technology from good reliability of Ge nMOSFETs is. The DMP technology can be used to enhance the understanding by characterizing the energy distribution of electron traps in germanium device and comparison can be made with Si devices. It is desirable to know the energy location in order to optimize the future process.

### **The interface states beyond band gap and their impact on mobility**

The energy profile of interface states estimated is generally extracted from the improved charge pumping or conductance technique for Ge, which required low temperature measurement. Therefore, it is one of the challenges to use a simpler method to extract the total interface states for germanium and other high mobility semiconductor devices. Very Low Frequency Capacitance Voltage (C-V) technique can achieve measurement at frequency as low as 0.1Hz, which is able to capture both fast and slow interface traps.

The interface states can be extracted not only within Ge bandgap, but along the whole energy range by using the experimental and theoretical C-V curves.

Future work is needed to improve the accuracy of low frequency measurement. Also, this method requires careful theoretical curve calibration with consideration of Fermi Dirac distribution by using Synopsis simulation software. The properties of interface states beyond band gap can be further explored to evaluate the impact on the mobility. Mechanism of mobility degradation on Ge can be further studied in future.

### **Time-dependent variability in nanometer Ge MOSFETs**

As the MOSFET's downscaling continues, device variability becomes a major challenge for circuit design studies in Si nanometer devices. Time-dependent variability of driving current has been studied in Si devices, which is relevant to the operation of digital gates. As the candidates of future technology, Ge devices will have the same issue. The impact of variability in Ge devices on circuit operation should be investigated on nm-scale samples.

## References

- [1] M. Caymax, G. Eneman, F. Bellenger, C. Merckling, A. Delabie, G. Wang, R. Loo, E. Simoen, J. Mitard, B. De Jaeger, G. Hellings, K. De Meyer, M. Meuris, and M. Heyns, "Germanium for advanced CMOS anno 2009: a SWOT analysis," in *IEDM Tech. Dig.*, 2009, pp. 428-431.
- [2] C. Le Royer, "Interfaces and performance: What future for nanoscale Ge and SiGe based CMOS?(invited)," *Microelectron. Eng.*, vol. 88, no. 7, pp. 1541-1548, 2011.
- [3] P. C. McIntyre, Y. Oshima, E. Kim, and K. C. Saraswat, "Interface studies of ALD-grown metal oxide insulators on Ge and III-V semiconductors (Invited Paper)," *Microelectron. Eng.*, vol. 86, no. 7-9, pp. 1536-1539, 2009.
- [4] J. Mitard, B. De Jaeger, F. E. Leys, G. Hellings, K. Martens, G. Eneman, D. P. Brunco, R. Loo, J. C. Lin, D. Shamiryan, T. Vandeweyer, G. Winderickx, E. Vrancken, C. H. Yu, K. De Meyer, M. Caymax, L. Pantisano, M. Meuris, and M. M. Heyns, "Record  $I_{(ON)}/I_{(OFF)}$  performance for 65nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability," in *IEDM Tech. Dig.*, 2008, pp. 1-4.
- [5] A. Asenov, B. Cheng, D. Dideban, U. Kovac, N. Moezi, C. Millar, G. Roy, A. R. Brown, and S. Roy, "Modeling and simulation of transistor and circuit variability and reliability," in *Proc. IEEE Custom Integr. Circuits Conf.*, 2010, pp. 1-8.
- [6] M. Duan, J. F. Zhang, Z. Ji, W. D. Zhang, B. Kaczer, T. Schram, R. Ritzenthaler, and G. Groeseneken, "New Analysis Method for Time-Dependent Device-To-Device Variation Accounting for Within-Device Fluctuation," *IEEE Trans. Electron Devices*, vol. 60, no. 8, pp. 2505-2511, 2013.
- [7] A. Toriumi, T. Tabata, C. Hyun Lee, T. Nishimura, K. Kita, and K. Nagashio, "Opportunities and challenges for Ge CMOS – Control of interfacing field on Ge is a key (Invited Paper)," *Microelectron. Eng.*, vol. 86, no. 7-9, pp. 1571-1576, 2009.
- [8] R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, "High-Mobility Ge pMOSFET With 1-nm EOT  $Al_2O_3/GeO_x/Ge$  Gate Stack Fabricated by Plasma Post Oxidation," *IEEE Trans. Electron Devices*, vol. 59, no. 2, pp. 335-341, 2012.
- [9] L. Nyns, D. Lin, G. Brammertz, F. Bellenger, X. Shi, S. Sioncke, S. Van Elshocht, and M. Caymax, "Interface and Border Traps in Ge-Based Gate Stacks," *ECS Trans.*, vol. 35, no. 3, pp. 465-480, 2011.
- [10] R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, " $Al_2O_3/GeO_x/Ge$  gate stacks with low interface trap density fabricated by electron cyclotron resonance plasma postoxidation," *Appl. Phys. Lett.*, vol. 98, no. 11, pp. 112902-1-112902-3, 2011.

- [11] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka, and S. Takagi, "High-Performance GeO<sub>2</sub>/Ge nMOSFETs With Source/Drain Junctions Formed by Gas-Phase Doping," *IEEE Electron Device Lett.*, vol. 31, no. 10, pp. 1092-1094, 2010.
- [12] L. Choong Hyun, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, "High-Electron-Mobility Ge/GeO<sub>2</sub> n-MOSFETs With Two-Step Oxidation," *IEEE Trans. Electron Devices*, vol. 58, no. 5, pp. 1295-1301, 2011.
- [13] J. Mitard, K. Martens, B. DeJaeger, J. Franco, C. Shea, C. Plourde, F. E. Leys, R. Loo, G. Hellings, G. Eneman, E. W. Wei, J. C. Lin, B. Kaczer, K. DeMeyer, T. Hoffmann, S. DeGendt, M. Caymax, M. Meuris, and M. M. Heyns, "Impact of Epi-Si growth temperature on Ge-pFET performance," in *Solid State Device Research Conference (ESSDERC)*, 2009, pp. 411-414.
- [14] B. Kaczer, B. De Jaeger, G. Nicholas, K. Martens, R. Degraeve, M. Houssa, G. Pourtois, F. Leys, M. Meuris, and G. Groeseneken, "Electrical and reliability characterization of metal-gate/HfO<sub>2</sub>/Ge FET's with Si passivation," *Microelectron. Eng.*, vol. 84, no. 9-10, pp. 2067-2070, 2007.
- [15] J. Franco, B. Kaczer, P. J. Roussel, J. Mitard, M. Cho, L. Witters, T. Grasser, and G. Groeseneken, "SiGe Channel Technology: Superior Reliability Toward Ultrathin EOT Devices—Part I: NBTI," *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 396 - 404, 2013.
- [16] B. Benbakhti, J. F. Zhang, Z. Ji, W. Zhang, J. Mitard, B. Kaczer, G. Groeseneken, S. Hall, J. Robertson, and P. Chalker, "Characterization of Electron Traps in Si-capped Ge MOSFETs with HfO<sub>2</sub>/SiO<sub>2</sub> Gate Stack," *IEEE Electron Device Lett.*, vol. 33, no. 12, pp. 1681-1683, 2012.
- [17] J. F. Zhang, "Defects and instabilities in Hf-dielectric/SiON stacks (Invited Paper)," *Microelectron. Eng.*, vol. 86, no. 7-9, pp. 1883-1887, 2009.
- [18] J. F. Zhang, C. Z. Zhao, M. B. Zahid, G. Groeseneken, R. Degraeve, and S. De Gendt, "An assessment of the location of As-grown electron traps in HfO<sub>2</sub>/HfSiO stacks," *IEEE Electron Device Lett.*, vol. 27, no. 10, pp. 817-820, 2006.
- [19] C. Z. Zhao, and J. F. Zhang, "Effects of hydrogen on positive charges in gate oxides," *J. Appl. Phys.*, vol. 97, no. 7, pp. 073703-073708, 2005.
- [20] C. Z. Zhao, J. F. Zhang, M. B. Zahid, B. Govoreanu, G. Groeseneken, and S. De Gendt, "Determination of capture cross sections for as-grown electron traps in HfO<sub>2</sub>/HfSiO stacks," *J. Appl. Phys.*, vol. 100, no. 9, pp. 093716-093710, 2006.
- [21] N. Kimizuka, T. Yamamoto, T. Mogami, K. Yamaguchi, K. Imai, and T. Horiuchi, "The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling," in *VLSI Symp. Tech. Dig.*, 1999, pp. 73-74.
- [22] J. F. Zhang, Z. Ji, M. H. Chang, B. Kaczer, and G. Groeseneken, "Real V<sub>th</sub> instability of pMOSFETs under practical operation conditions," in *IEDM Tech. Dig.*, 2007, pp. 817-820.
- [23] B. Kaczer, J. Franco, J. Mitard, P. J. Roussel, A. Veloso, and G. Groeseneken, "Improvement in NBTI reliability of Si-passivated Ge/high-k/metal-gate pFETs," *Microelectron. Eng.*, vol. 86, no. 7-9, pp. 1582-1584, 2009.

- [24] T. Aichinger, M. Nelhiebel, S. Einspieler, and T. Grasser, "Observing two stage recovery of gate oxide damage created under negative bias temperature stress," *J. Appl. Phys.*, vol. 107, no. 2, pp. 024508, 2010.
- [25] X. Ji, Y. Liao, F. Yan, Y. Shi, G. Zhang, and Q. Guo, "The energy distribution of NBTI-induced hole traps in the Si band gap in PNO pMOSFETs," in *Proc. IRPS*, 2012, pp. XT. 12.11-XT. 12.15.
- [26] S. W. M. Hatta, Z. Ji, J. F. Zhang, M. Duan, W. Zhang, N. Soin, B. Kaczer, S. D. Gendt, and G. Groeseneken, "Energy Distribution of Positive Charges in Gate Dielectric: Probing Technique and Impacts of Different Defects," *IEEE Trans. Electron Devices*, vol. 60, no. 5, pp. 1745-1753, 2013.
- [27] D. Varghese, Y. Xuan, Y. Wu, T. Shen, P. Ye, and M. Alam, "Multi-probe interface characterization of In<sub>0.65</sub>Ga<sub>0.35</sub>As/Al<sub>2</sub>O<sub>3</sub> MOSFET," in *IEDM Tech. Dig.*, 2008, pp. 1-4.
- [28] D. Lin, A. Alian, S. Gupta, B. Yang, E. Bury, S. Sioncke, R. Degraeve, M. Toledano, R. Krom, and P. Favia, "Beyond interface: The impact of oxide border traps on InGaAs and Ge n-MOSFETs," in *IEDM Tech. Dig.*, 2012, pp. 28.23. 21-28.23. 24.
- [29] J. Ma, J. F. Zhang, Z. Ji, B. Benbakhti, W. Zhang, X. F. Zheng, J. Mitard, B. Kaczer, G. Groeseneken, S. Hall, J. Robertson, and P. R. Chalker, "Characterization of Negative-Bias Temperature Instability of Ge MOSFETs With GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> Stack," *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1307-1315, 2014.
- [30] J. Franco, B. Kaczer, P. J. Roussel, J. Mitard, S. Sioncke, L. Witters, H. Mertens, T. Grasser, and G. Groeseneken, "Understanding the suppressed charge trapping in relaxed- and strained-Ge/SiO<sub>2</sub>/HfO<sub>2</sub> pMOSFETs and implications for the screening of alternative high-mobility substrate/dielectric CMOS gate stacks," in *IEDM Tech. Dig.*, 2013, pp. 15.12.11-15.12.14.
- [31] G. Groeseneken, M. Aoulaiche, M. Cho, J. Franco, B. Kaczer, T. Kauerauf, J. Mitard, L. A. Ragnarsson, P. Roussel, and M. Toledano-Luque, "Bias-temperature instability of Si and Si(Ge)-channel sub-1nm EOT p-MOS devices: Challenges and solutions," in *Proc. IPFA*, 2013, pp. 41-50.
- [32] J. Ma, J. F. Zhang, Z. Ji, B. Benbakhti, W. Zhang, J. Mitard, B. Kaczer, G. Groeseneken, S. Hall, J. Robertson, and P. Chalker, "Energy Distribution of Positive Charges in Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge pMOSFETs," *IEEE Electron Device Lett.*, vol. 35, no. 2, pp. 160-162, 2014.
- [33] J. Bardeen, and W. H. Brattain, "The Transistor, A Semi-Conductor Triode," *Physical Review*, vol. 74, no. 2, pp. 230-231, 1948.
- [34] "1947 - Invention of the Point-Contact Transistor," *Computer history museum*, <http://www.computerhistory.org/semiconductor/timeline/1947-invention.html>.
- [35] J. S. Kilby, "Miniaturized electronic circuits," Google Patents, 1964.
- [36] R. N. Noyce, "Semiconductor device-and-lead structure," Google Patents, 1961.
- [37] F. M. Wanlass, "Low stand-by power complementary field effect circuitry," Google Patents, 1967.
- [38] G. Moore, "Cramming More Components onto Integrated Circuits," *Electronics Magazine* vol. 38, no. 8, April 19, 1965.

- [39] C. Auth, A. Cappellani, J. S. Chun, A. Dalis, A. Davis, T. Ghani, G. Glass, T. Glassman, M. Harper, M. Hattendorf, P. Hentges, S. Jaloviar, S. Joshi, J. Klaus, K. Kuhn, D. Lavric, M. Lu, H. Mariappan, K. Mistry, B. Norris, N. Rahhal-orabi, P. Ranade, J. Sandford, L. Shifren, V. Souw, K. Tone, F. Tambwe, A. Thompson, D. Towner, T. Troeger, P. Vandervoorn, C. Wallace, J. Wiedemer, and C. Wiegand, "45nm High-k + metal gate strain-enhanced transistors," in *VLSI Symp. Tech. Dig.*, 2008, pp. 128-129.
- [40] "International technology road map for semiconductor," *ITRS*, 2013.
- [41] M. Heyns, A. Alian, G. Brammertz, M. Caymax, Y. C. Chang, L. K. Chu, B. De Jaeger, G. Eneman, F. Gencarelli, G. Groeseneken, G. Hellings, A. Hikavy, T. Y. Hoffmann, M. Houssa, C. Huyghebaert, D. Leonelli, D. Lin, R. Loo, W. Magnus, C. Merckling, M. Meuris, J. Mitard, L. Nyns, T. Orzali, R. Rooyackers, S. Sioncke, B. Soree, X. Sun, A. Vandoooren, A. S. Verhulst, B. Vincent, N. Waldron, G. Wang, W. E. Wang, and L. Witters, "Advancing CMOS beyond the Si roadmap with Ge and III/V devices," in *IEDM Tech. Dig.*, 2011, pp. 13.11.11-13.11.14.
- [42] P. Singer, "What's down the road for bulk FinFETs," *Solide State Technology*, <http://electroiq.com/petes-posts/2013/10/31/>, 19<sup>th</sup> July 2014.
- [43] S. M. Sze, "Physics of Semiconductor Devices," John Wiley and Sons, Inc, 1981.
- [44] R. Chau, S. Datta, and A. Majumdar, "Opportunities and challenges of III-V nanoelectronics for future high-speed, low-power logic applications," in *Compound Semiconductor Integrated Circuit Symposium (CSIC)*, 2005, pp. 17-20.
- [45] J. Franco, B. Kaczer, M. Toledano-Luque, P. J. Roussel, T. Kauerauf, J. Mitard, L. Witters, T. Grasser, and G. Groeseneken, "SiGe Channel Technology: Superior Reliability Toward Ultra-Thin EOT Devices—Part II: Time-Dependent Variability in Nanoscaled Devices and Other Reliability Issues," *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 405-412, 2013.
- [46] J. Franco, B. Kaczer, J. Mitard, M. Toledano-Luque, F. Crupi, G. Eneman, P. J. Roussel, T. Grasser, M. Cho, T. Kauerauf, L. Witters, G. Hellings, L. Ragnarsson, N. Horiguchi, M. Heyns, and G. Groeseneken, "Superior reliability and reduced Time-Dependent variability in high-mobility SiGe channel pMOSFETs for VLSI logic applications," in *IC Design & Technology (ICICDT)*, 2012, pp. 1-4.
- [47] L. L. Chang, and H. N. Yu, "The germanium insulated-gate field-effect transistor (FET)," *Proceedings of the IEEE*, vol. 53, no. 3, pp. 316-317, 1965.
- [48] K. L. Wang, and P. V. Gray, "Fabrication and Characterization of Germanium ion-implanted IGFET's," *IEEE Trans. Electron Devices*, vol. 22, no. 6, pp. 353-355, 1975.
- [49] I. Shigeki, and T. Toshio, "Interface Properties of Al<sub>2</sub>O<sub>3</sub>-Ge Structure and Characteristics of Al<sub>2</sub>O<sub>3</sub>-Ge MOS Transistors," *J. J. Appl. Phys.*, vol. 10, no. 2, pp. 260, 1971.
- [50] E. E. Crisman, J. I. Lee, P. J. Stiles, and O. J. Gregory, "Characterisation of n-channel germanium MOSFET with gate insulator formed by high-pressure thermal oxidation," *IEEE Electron Lett.*, vol. 23, no. 1, pp. 8, 1987.

- [51] J. J. Rosenberg, and S. C. Martin, "Self-aligned germanium MOSFETs using a nitrided native oxide gate insulator," *IEEE Electron Device Lett.*, vol. 9, no. 12, pp. 639-640, 1988.
- [52] M. Randolph, and L. G. Meiners, "Hole Mobilities and Surface Generation Currents of CVD Insulators on Germanium," *Journal of The Electrochemical Society*, vol. 136, no. 9, pp. 2699-2705, September 1, 1989.
- [53] C. M. Ransom, T. N. Jackson, and J. F. DeGelormo, "Gate-self-aligned n-channel and p-channel germanium MOSFETs," *IEEE Trans. Electron Devices*, vol. 38, no. 12, pp. 2695, 1991.
- [54] A. V. Rzhano, and I. G. Neizvestny, "Germanium MIS structures," *Thin Solid Films*, vol. 58, no. 1, pp. 37-42, 1979.
- [55] S. C. Martin, L. M. Hitt, and J. J. Rosenberg, "p-channel germanium MOSFETs with high channel mobility," *IEEE Electron Device Lett.*, vol. 10, no. 7, pp. 325-326, 1989.
- [56] S. C. Martin, L. M. Hitt, and J. J. Rosenberg, "Germanium p-channel MOSFET's with high channel mobility, transconductance, and k-value," *IEEE Trans. Electron Devices*, vol. 36, no. 11, pp. 2629-2630, 1989.
- [57] T. N. Jackson, C. M. Ransom, and J. F. DeGelormo, "Gate-self-aligned p-channel germanium MISFETs," *IEEE Electron Device Lett.*, vol. 12, no. 11, pp. 605-607, 1991.
- [58] D. Reinking, M. Kammler, N. Hoffmann, M. Horn-von Hoegen, and K. R. Hofmann, "Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates," *IEEE Electron Lett.*, vol. 35, no. 6, pp. 503-504, 1999.
- [59] C. W. Leitz, M. T. Currie, M. L. Lee, Z. Y. Cheng, D. A. Antoniadis, and E. A. Fitzgerald, "Hole mobility strained Si/Si<sub>1-y</sub>Ge<sub>y</sub> p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si<sub>1-x</sub>Ge<sub>x</sub> (x<<y) virtual substrates," *Appl. Phys. Lett.*, vol. 79, no. 25, pp. 4246-4248, 2001.
- [60] C. Chi On, K. Hyounsub, D. Chi, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, "A sub-Sub-400°C germanium MOSFET technology with high-k dielectric and metal gate," in *IEDM Tech. Dig.*, 2002, pp. 437-440.
- [61] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka, and S. Takagi, "High performance GeO<sub>2</sub>/Ge nMOSFETs with source/drain junctions formed by gas phase doping," in *IEDM Tech. Dig.*, 2009, pp. 1-4.
- [62] P. Zimmerman, G. Nicholas, B. De Jaeger, B. Kaczer, A. Stesmans, L. A. Ragnarsson, D. P. Brunco, F. E. Leys, M. Caymax, G. Winderickx, K. Opsomer, M. Meuris, and M. M. Heyns, "High performance Ge pMOS devices using a Si-compatible process flow," in *IEDM Tech. Dig.*, 2006, pp. 1-4.
- [63] D. Kuzum, K. Martens, T. Krishnamohan, and K. C. Saraswat, "Characteristics of surface states and charge neutrality level in Ge," *Appl. Phys. Lett.*, vol. 95, no. 25, pp. 252101-1-252101-3, 2009.
- [64] H. Luth, "Solid Surfaces, Interfaces and Thin Films," Springer, 2001.
- [65] K. Kita, S. K. Wang, M. Yoshida, C. H. Lee, K. Nagashio, T. Nishimura, and A. Toriumi, "Comprehensive Study of GeO<sub>2</sub> Oxidation, GeO Desorption and GeO<sub>2</sub>-Metal Interaction-

- understanding of Ge processing kinetics for perfect interface control," in *IEDM Tech. Dig.*, 2009, pp. 1-4.
- [66] N. Lu, W. Bai, A. Ramirez, C. Mouli, A. Ritenour, M. L. Lee, D. Antoniadis, and D. L. Kwong, "Ge diffusion in Ge metal oxide semiconductor with chemical vapor deposition HfO<sub>2</sub> dielectric," *Appl. Phys. Lett.*, vol. 87, no. 5, pp. 051922-051922-3, 2005.
- [67] R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, "High mobility Ge pMOSFETs with Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks fabricated by plasma post oxidation," in *VLSI Symp. Tech. Dig.*, 2011, pp. 56-57.
- [68] R. Zhang, P. C. Huang, N. Taoka, M. Takenaka, and S. Takagi, "High mobility Ge pMOSFETs with 0.7 nm ultrathin EOT using HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks fabricated by plasma post oxidation," in *VLSI Symp. Tech. Dig.*, 2012, pp. 161-162.
- [69] L. Li-Jung, C.-L. Kuei-Shu, F. Chung-Hao, C. Ting-Ching, C. Jen-Wei, L. Chen-Chien, L. Chun-Chang, and W. Tien-Ko, "Ultralow EOT and high mobility Ge pMOSFETs with in-situ H<sub>2</sub>O plasma grown GeO<sub>2</sub> and HfON gate dielectric," in *VLSI Symp. Tech. Dig.*, 2013, pp. 1-2.
- [70] J. Robertson, and H. Li, "Passivation principles for Ge MOSFETs," <http://www.ieee-jp.org/japanCouncil/chapter/ED-15/index-e.html>, 2012.
- [71] X.-F. Li, X.-J. Liu, Y.-Q. Cao, A.-D. Li, H. Li, and D. Wu, "Improved interfacial and electrical properties of atomic layer deposition HfO<sub>2</sub> films on Ge with La<sub>2</sub>O<sub>3</sub> passivation," *Applied Surface Science*, vol. 264, no. 0, pp. 783-786, 2013.
- [72] C.-H. Fu, K.-S. Chang-Liao, L.-J. Liu, C.-C. Li, T.-C. Chen, J.-W. Cheng, and C.-C. Lu, "An Ultralow EOT Ge MOS Device With Tetragonal HfO<sub>2</sub> and High Quality Hf<sub>x</sub>Ge<sub>y</sub>O Interfacial Layer," *IEEE Trans. Electron Devices*, 2014.
- [73] Y. Oniki, and T. Ueno, "Water-Related Hole Traps at Thermally Grown GeO<sub>2</sub>-Ge Interface," *J. J. Appl. Phys.*, vol. 51, no. 4S, pp. 04DA01, 2012.
- [74] L. Shang-Chun, C. Hung-Chih, C. Tien-Pei, and L. Chee-Wee, "First-Principles Study of GeO<sub>2</sub>/Ge Interfacial Traps and Oxide Defects," in *Silicon-Germanium Technology and Device Meeting (ISTDM), 2012 International*, 2012, pp. 1-2.
- [75] D. Kuzum, P. Jin-Hong, T. Krishnamohan, H. S. P. Wong, and K. C. Saraswat, "The Effect of Donor/Acceptor Nature of Interface Traps on Ge MOSFET Characteristics," *IEEE Trans. Electron Devices*, vol. 58, no. 4, pp. 1015-1022, 2011.
- [76] D. Kuzum, T. Krishnamohan, A. Nainani, Y. Sun, P. A. Pianetta, H. S. P. Wong, and K. C. Saraswat, "High-Mobility Ge N-MOSFETs and Mobility Degradation Mechanisms," *IEEE Trans. Electron Devices*, vol. 58, no. 1, pp. 59-66, 2011.
- [77] E. Gusev, H. Shang, M. Copel, M. Gribelyuk, C. DEmic, P. Kozlowski, and T. Zabel, "Microstructure and thermal stability of HfO<sub>2</sub> gate dielectric deposited on Ge (100)," *Appl. Phys. Lett.*, vol. 85, no. 12, pp. 2334-2336, 2004.

- [78] C. On Chui, S. Ramanathan, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, "Germanium MOS capacitors incorporating ultrathin high-k gate dielectric," *IEEE Electron Device Lett.*, vol. 23, no. 8, pp. 473-475, 2002.
- [79] D. Yu, K. Chiang, C. Cheng, A. Chin, C. Zhu, M.-F. Li, and D.-L. Kwong, "Fully silicided NiSi: Hf-LaAlO<sub>3</sub>/SG-GOI n-MOSFETs with high electron mobility," *IEEE Electron Device Lett.*, vol. 25, no. 8, pp. 559-561, 2004.
- [80] D. Kuzum, T. Krishnamohan, A. J. Pethe, A. K. Okyay, Y. Oshima, Y. Sun, J. P. McVittie, P. A. Pianetta, P. C. McIntyre, and K. C. Saraswat, "Ge-Interface Engineering With Ozone Oxidation for Low Interface-State Density," *IEEE Electron Device Lett.*, vol. 29, no. 4, pp. 328-330, 2008.
- [81] S. Takagi, T. Maeda, N. Taoka, M. Nishizawa, Y. Morita, K. Ikeda, Y. Yamashita, M. Nishikawa, H. Kumagai, R. Nakane, S. Sugahara, and N. Sugiyama, "Gate dielectric formation and MIS interface characterization on Ge," *Microelectron. Eng.*, vol. 84, no. 9-10, pp. 2314-2319, 2007.
- [82] X. Ruilong, P. Thanh Hoa, H. Wei, Y. Mingbin, and C. Zhu, "Interface-Engineered High-Mobility High-k/Ge pMOSFETs With 1-nm Equivalent Oxide Thickness," *IEEE Trans. Electron Devices*, vol. 56, no. 6, pp. 1330-1337, 2009.
- [83] N. Taoka, M. Harada, Y. Yamashita, T. Yamamoto, N. Sugiyama, and S. Takagi, "Effects of Si passivation on Ge metal-insulator-semiconductor interface properties and inversion-layer hole mobility," *Appl. Phys. Lett.*, vol. 92, no. 11, pp. 113511-1-113511-3, 2008.
- [84] B. De Jaeger, R. Bonzom, F. Leys, O. Richard, J. V. Steenbergen, G. Winderickx, E. V. Moorhem, G. Raskin, F. Letertre, T. Billon, M. Meuris, and M. Heyns, "Optimisation of a thin epitaxial Si layer as Ge passivation layer to demonstrate deep sub-micron n- and p-FETs on Ge-On-Insulator substrates," *Microelectron. Eng.*, vol. 80, no. 0, pp. 26-29, 2005.
- [85] M. M. Frank, S. J. Koester, M. Copel, J. A. Ott, V. K. Paruchuri, S. Hulling, and R. Loesing, "Hafnium oxide gate dielectrics on sulfur-passivated germanium," *Appl. Phys. Lett.*, vol. 89, no. 11, pp. 112905-1-112905-3, 2006.
- [86] S. J. Whang, S. J. Lee, G. Fei, W. Nan, C. X. Zhu, P. Ji Sheng, T. Lei-Jun, and D. L. Kwong, "Germanium p- & n-MOSFETs fabricated with novel surface passivation (plasma-PH<sub>3</sub> and thin AlN) and TaN/HfO<sub>2</sub> gate stack," in *IEDM Tech. Dig.*, 2004, pp. 307-310.
- [87] J. Mitard, K. Martens, B. DeJaeger, J. Franco, C. Shea, C. Plourde, F. E. Leys, R. Loo, G. Hellings, G. Eneman, E. W. Wei, J. C. Lin, B. Kaczer, K. DeMeyer, T. Hoffmann, S. DeGendt, M. Caymax, M. Meuris, and M. M. Heyns, "Impact of Epi-Si growth temperature on Ge-pFET performance," in *Solid State Device Research Conference, 2009. ESSDERC '09. Proceedings of the European*, 2009, pp. 411-414.
- [88] G. Eneman, B. De Jaeger, G. Wang, J. Mitard, G. Hellings, D. P. Brunco, E. Simoen, R. Loo, M. Caymax, C. Claeys, K. De Meyer, M. Meuris, and M. M. Heyns, "Short-channel epitaxial germanium pMOS transistors," *Thin Solid Films*, vol. 518, no. 6, Supplement 1, pp. S88-S91, 2010.

- [89] J. Mitard, C. Shea, B. DeJaeger, A. Pristera, G. Wang, M. Houssa, G. Eneman, G. Hellings, W. E. Wang, J. C. Lin, F. E. Leys, R. Loo, G. Winderickx, E. Vrancken, A. Stesmans, K. DeMeyer, M. Caymax, L. Pantisano, M. Meuris, and M. Heyns, "Impact of EOT scaling down to 0.85nm on 70nm Ge-pFETs technology with STI," in *VLSI Symp. Tech. Dig.*, 2009, pp. 82-83.
- [90] D. P. Brunco, B. De Jaeger, G. Eneman, J. Mitard, G. Hellings, A. Satta, V. Terzieva, L. Souriau, F. E. Leys, G. Pourtois, M. Houssa, G. Winderickx, E. Vrancken, S. Sioncke, K. Opsomer, G. Nicholas, M. Caymax, A. Stesmans, J. Van Steenberghe, P. W. Mertens, M. Meuris, and M. M. Heyns, "Germanium MOSFET Devices: Advances in Materials Understanding, Process Development, and Electrical Performance," *Journal of The Electrochemical Society*, vol. 155, no. 7, pp. H552-H561, July 1, 2008.
- [91] B. Vincent, R. Loo, W. Vandervorst, J. Delmotte, B. Douhard, V. K. Valev, M. Vanbel, T. Verbiest, J. Rip, B. Brijs, T. Conard, C. Claypool, S. Takeuchi, S. Zaima, J. Mitard, B. De Jaeger, J. Dekoster, and M. Caymax, "Si passivation for Ge pMOSFETs: Impact of Si cap growth conditions," *Solid-State Electronics*, vol. 60, no. 1, pp. 116-121, 2011.
- [92] Y. Y. Fang, V. R. D'Costa, J. Tolle, C. D. Poweleit, J. Kouvetakis, and J. Menéndez, "Strained Si films grown by chemical vapor deposition of trisilane on Ge buffered Si(100)," *Thin Solid Films*, vol. 516, no. 23, pp. 8327-8332, 2008.
- [93] N. Taoka, W. Mizubayashi, Y. Morita, S. Migita, H. Ota, and S. Takagi, "Physical origins of mobility enhancement of Ge pMISFETs with Si passivation layers," in *VLSI Symp. Tech. Dig.*, 2009, pp. 80-81.
- [94] J. F. Zhang, C. Z. Zhao, A. H. Chen, G. Groeseneken, and R. Degraeve, "Hole traps in silicon dioxides. Part I. Properties," *IEEE Trans. Electron Devices*, vol. 51, no. 8, pp. 1267-1273, 2004.
- [95] T. Tewksbury, "Relaxation Effects in MOS Devices due to Tunnel Exchange with Near-Interface Oxide Traps," Ph.D. Thesis, MIT 1992.
- [96] T. Grasser, B. Kaczer, W. Goes, H. Reisinger, T. Aichinger, P. Hehenberger, P. J. Wagner, F. Schanovsky, J. Franco, M. T. Luque, and M. Nelhiebel, "The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction-Diffusion to Switching Oxide Traps," *IEEE Trans. Electron Devices*, vol. 58, no. 11, pp. 3652-3666, 2011.
- [97] S. Mahapatra, A. E. Islam, S. Deora, V. D. Maheta, K. Joshi, A. Jain, and M. A. Alam, "A critical re-evaluation of the usefulness of R-D framework in predicting NBTI stress and recovery," in *Proc. IRPS*, 2011, pp. 6A.3.1-6A.3.10.
- [98] D. M. Fleetwood, and R. D. Schrimpf, "Defects in Microelectronic Materials and Devices," CRC Press, 2008.
- [99] C. Z. Zhao, J. F. Zhang, G. Groeseneken, and R. Degraeve, "Hole-traps in silicon dioxides. Part II. Generation mechanism," *IEEE Trans. Electron Devices*, vol. 51, no. 8, pp. 1274-1280, 2004.
- [100] M. H. Chang, and J. F. Zhang, "On positive charge formed under negative bias temperature stress," *J. Appl. Phys.*, vol. 101, no. 2, pp. 024516-1-024516-7, 2007.

- [101] M. Yoshio, and M. Yasuo, "Investigation of Silicon-Silicon Dioxide Interface Using MOS Structure," *J. Appl. Phys.*, vol. 5, no. 2, pp. 180, 1966.
- [102] J. Franco, B. Kaczer, P. J. Roussel, J. Mitard, C. Moonju, L. Witters, T. Grasser, and G. Groeseneken, "SiGe Channel Technology: Superior Reliability Toward Ultrathin EOT Devices"; Part I: NBTI," *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 396-404, 2013.
- [103] S. Khan, S. Hamdioui, H. Kukner, P. Raghavan, and F. Cattoor, "BTI impact on logical gates in nano-scale CMOS technology," in *Design and Diagnostics of Electronic Circuits & Systems (DDECS)*, 2012, pp. 348-353.
- [104] F. Crupi, C. Pace, G. Cocorullo, G. Groeseneken, M. Aoulaiche, and M. Houssa, "Positive Bias Temperature Instability in nMOSFETs with ultra-thin Hf-silicate gate dielectrics," *Microelectron. Eng.*, vol. 80, no. 0, pp. 130-133, 2005.
- [105] J. Martin-Martinez, S. Gerardin, E. Amat, R. Rodriguez, M. Nafria, X. Aymerich, A. Paccagnella, and G. Ghidini, "Channel-Hot-Carrier Degradation and Bias Temperature Instabilities in CMOS Inverters," *IEEE Trans. Electron Devices*, vol. 56, no. 9, pp. 2155-2159, 2009.
- [106] C. Schlunder, H. Reisinger, S. Aresu, and W. Gustin, "On the PBTi degradation of pMOSFETs and its impact on IC lifetime," in *IIRW*, 2011, pp. 7-11.
- [107] C. Mo Huai, J. F. Zhang, and W. D. Zhang, "Assessment of capture cross sections and effective density of electron traps generated in silicon dioxides," *IEEE Trans. Electron Devices*, vol. 53, no. 6, pp. 1347-1354, 2006.
- [108] C. Z. Zhao, M. B. Zahid, J. F. Zhang, G. Groeseneken, R. Degraeve, and S. De Gendt, "Properties and dynamic behavior of electron traps in HfO<sub>2</sub>/SiO<sub>2</sub> stacks," *Microelectron. Eng.*, vol. 80, no. 0, pp. 366-369, 2005.
- [109] G. Bersuker, J. H. Sim, C. S. Park, C. D. Young, S. Nadkarni, R. Choi, and B. H. Lee, "Intrinsic Threshold Voltage Instability of the HFO<sub>2</sub> NMOS Transistors," in *Proc. IRPS*, 2006, pp. 179-183.
- [110] J. Franco, G. Eneman, B. Kaczer, J. Mitard, B. De Jaeger, and G. Groeseneken, "Impact of halo implant on the hot carrier reliability of germanium p-channel metal-oxide-semiconductor field-effect transistors," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, vol. 29, no. 1, pp. 01A804-1-01A804-4, 2011.
- [111] D. Maji, F. Crupi, E. Amat, E. Simoen, B. De Jaeger, D. P. Brunco, C. R. Manoj, V. Ramgopal Rao, P. Magnone, G. Giusi, C. Pace, L. Pantisano, J. Mitard, R. Rodriguez, and M. Nafria, "Understanding and Optimization of Hot-Carrier Reliability in Germanium-on-Silicon pMOSFETs," *IEEE Trans. Electron Devices*, vol. 56, no. 5, pp. 1063-1069, 2009.
- [112] K. O. Jeppson, and C. M. Svensson, "Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices," *J. Appl. Phys.*, vol. 48, no. 5, pp. 2004-2014, 1977.
- [113] S. Zhu, A. Nakajima, T. Ohashi, and H. Miyake, "Interface trap and oxide charge generation under negative bias temperature instability of p-channel metal-oxide-semiconductor field-effect

- transistors with ultrathin plasma-nitrided SiON gate dielectrics," *J. Appl. Phys.*, vol. 98, no. 11, pp. 114504-1-114504-6, 2005.
- [114] V. Huard, C. Parthasarathy, C. Guerin, T. Valentin, E. Pion, M. Mammasse, N. Planes, and L. Camus, "NBTI degradation: From transistor to SRAM arrays," in *Proc. IRPS*, 2008, pp. 289-300.
- [115] V. Huard, C. R. Parthasarathy, A. Bravaix, T. Hugel, C. Guerin, and E. Vincent, "Design-in-Reliability Approach for NBTI and Hot-Carrier Degradations in Advanced Nodes," *IEEE Trans. Device Mater. Rel.*, vol. 7, no. 4, pp. 558-570, 2007.
- [116] T. Yang, C. Shen, M. F. Li, C. H. Ang, C. X. Zhu, Y. C. Yeo, G. Samudra, S. C. Rustagi, M. B. Yu, and D. L. Kwong, "Fast DNBTI components in p-MOSFET with SiON dielectric," *IEEE Electron Device Lett.*, vol. 26, no. 11, pp. 826-828, 2005.
- [117] T. Grasser, B. Kaczer, W. Goes, T. Aichinger, P. Hehenberger, and M. Nelhiebel, "A Two-Stage Model for Negative Bias Temperature Instability," in *Proc. IRPS*, 2009, pp. 33-44.
- [118] S. Makram-Ebeid, and M. Lannoo, "Quantum model for phonon-assisted tunnel ionization of deep levels in a semiconductor," *Physical Review B*, vol. 25, no. 10, pp. 6406, 1982.
- [119] S. Ganichev, W. Prettl, and I. Yassievich, "Deep impurity-center ionization by far-infrared radiation," *Physics of the Solid State*, vol. 39, no. 11, pp. 1703-1726, 1997.
- [120] A. Lelis, T. Oldham, H. Boesch, and F. McLean, "The nature of the trapped hole annealing process," *Nuclear Science, IEEE Transactions on*, vol. 36, no. 6, pp. 1808-1815, 1989.
- [121] H. Aono, E. Murakami, K. Okuyama, A. Nishida, M. Minami, Y. Ooji, and K. Kubota, "Modeling of NBTI saturation effect and its impact on electric field dependence of the lifetime," *Microelectron. Reliab.*, vol. 45, no. 7-8, pp. 1109-1114, 2005.
- [122] W. Heinrigs, H. Reisinger, W. Gustin, and C. Schlunder, "Consideration of recovery effects during NBTI measurements for accurate lifetime predictions of state-of-the-art pMOSFETs," in *Proc. IRPS*, 2007, pp. 288-292.
- [123] M. Aoulaiche, B. Kaczer, B. De Jaeger, M. Houssa, K. Martens, R. Degraeve, P. Roussel, J. Mitard, S. De Gendt, H. E. Maes, G. Groeseneken, M. Meuris, and M. M. Heyns, "Negative bias temperature instability on Si-passivated Ge-interface," in *Proc. IRPS*, 2008, pp. 358-362.
- [124] J. Zhang, H. Sii, G. Groeseneken, and R. Degraeve, "Hole trapping and trap generation in the gate silicon dioxide," *IEEE Trans. Electron Devices*, vol. 48, no. 6, pp. 1127-1135, 2001.
- [125] Z. Ji, L. Lin, J. F. Zhang, B. Kaczer, and G. Groeseneken, "NBTI Lifetime Prediction and Kinetics at Operation Bias Based on Ultrafast Pulse Measurement," *IEEE Trans. Electron Devices*, vol. 57, no. 1, pp. 228-237, 2010.
- [126] Z. Ji, S. F. W. M. Hatta, J. F. Zhang, J. G. Ma, W. Zhang, N. Soin, B. Kaczer, S. De Gendt, and G. Groeseneken, "Negative bias temperature instability lifetime prediction: Problems and solutions," in *IEDM Tech. Dig.*, 2013, pp. 15.16.11-15.16.14.
- [127] A. Dimoulas, and P. Tsipas, "Germanium surface and interfaces (Invited Paper)," *Microelectron. Eng.*, vol. 86, no. 7-9, pp. 1577-1581, 2009.

- [128] A. Loke, Z.-Y. Wu, R. Moallemi, C. Cabler, C. Lackey, T. T. Wee, and B. Doyle, "Constant-current threshold voltage extraction in HSPICE for nanoscale CMOS analog design," *Synopsis Users Group (SNUG)*, 2010.
- [129] A. Ortiz-Conde, F. J. García Sánchez, J. J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, "A review of recent MOSFET threshold voltage extraction methods," *Microelectron. Reliab.*, vol. 42, no. 4-5, pp. 583-596, 2002.
- [130] S. Jain, "Measurement of threshold voltage and channel length of submicron MOSFETs," *Solid-State and Electron Devices, IEE Proceedings I*, vol. 135, no. 6, pp. 162-164, 1988.
- [131] D. K. Schroeder, "Semiconductor material and device characterization," Wiley, 2006.
- [132] K. Terada, K. Nishiyama, and K.-I. Hatanaka, "Comparison of MOSFET-threshold-voltage extraction methods," *Solid-State Electronics*, vol. 45, no. 1, pp. 35-40, 2001.
- [133] J. J. Liou, A. Ortiz-Conde, and F. G. Sanchez, "Extraction of the threshold voltage of MOSFETs: an overview," in *IEDM Tech. Dig.*, 1997, pp. 31-38.
- [134] A. Ortiz-Conde, F. G. Sánchez, and J. J. Liou, "An overview on parameter extraction in field effect transistors," *Acta Científica Venezolana*, vol. 51, no. 3, pp. 176-187, 2000.
- [135] A. Ahnood, G. R. Chaji, A. Sazonov, and A. Nathan, "Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements," *Appl. Phys. Lett.*, vol. 95, no. 6, pp. 063506-1-063506-3, 2009.
- [136] M. Tsuno, M. Suga, M. Tanaka, K. Shibahara, M. Miura-Mattausch, and M. Hirose, "Physically-based threshold voltage determination for MOSFET's of all gate lengths," *IEEE Trans. Electron Devices*, vol. 46, no. 7, pp. 1429-1434, 1999.
- [137] J. S. Brugler, and P. G. A. Jespers, "Charge pumping in MOS devices," *IEEE Trans. Electron Devices*, vol. 16, no. 3, pp. 297-302, 1969.
- [138] G. Groeseneken, H. E. Maes, N. Beltran, and R. F. De Keersmaecker, "A reliable approach to charge-pumping measurements in MOS transistors," *IEEE Trans. Electron Devices*, vol. 31, no. 1, pp. 42-53, 1984.
- [139] M. Tsuchiaki, H. S. Momose, T. Morimoto, and H. Iwai, "New charge pumping method for direct measurement of spatial distribution of fixed charge," in *VLSI Symp. Tech. Dig.*, 1991, pp. 19-20.
- [140] Y. Liang, W. Zhao, M. Z. Xu, and C. H. Tan, "A new charge-pumping measurement technique for lateral profiling of interface states and oxide charges in MOSFETs," in *Solid-State and Integrated-Circuit Technology(SSICT)*, 2001, pp. 982-985.
- [141] A. Datta, F. Driussi, D. Esseni, G. Molas, and E. Nowak, "Experimental procedure for accurate trap density study by low frequency charge pumping measurements," in *Microelectronic Test Structures (ICMTS)*, 2011, pp. 140-144.
- [142] J. T. Ryan, R. G. Southwick, J. P. Campbell, K. P. Cheung, A. S. Oates, and J. S. Suehle, "Frequency-Modulated Charge Pumping: Defect Measurements With High Gate Leakage," *IEEE Electron Device Lett.*, vol. PP, no. 99, pp. 1-1, 2013.

- [143] P. Hehenberger, T. Aichinger, T. Grasser, W. Gos, O. Triebel, B. Kaczer, and M. Nelhiebel, "Do NBTI-induced interface states show fast recovery? A study using a corrected on-the-fly charge-pumping measurement technique," in *Proc. IRPS*, 2009, pp. 1033-1038.
- [144] D. B. Habersat, M. Gurfinkel, J. Horst, J. Kim, H. D. Xiong, K. Cheung, J. S. Suehle, A. J. Lelis, J. B. Bernstein, and Y. Shapira, "A new ultra-fast charge pumping measurement technique for  $N_{IT}$  characterization without relaxation," in *Semiconductor Device Research Symposium*, 2007, pp. 1-2.
- [145] D. S. Ang, Z. Q. Teo, and C. M. Ng, "Reassessing NBTI mechanisms by ultrafast charge pumping measurement," in *Integrated Reliability Workshop Final Report*, 2009, pp. 25-29.
- [146] L. Lin, J. Zhigang, Z. Jian Fu, Z. Wei Dong, B. Kaczer, S. De Gendt, and G. Groeseneken, "A Single Pulse Charge Pumping Technique for Fast Measurements of Interface States," *IEEE Trans. Electron Devices*, vol. 58, no. 5, pp. 1490-1498, 2011.
- [147] Keithley Instruments Inc., "C-V Characterization of MOS Capacitors Using the Model 4200SCS Semiconductor Characterization System," *Application Note Series*, 2007.
- [148] A. D. Lopez, "Using the Quasistatic Method for MOS Measurements," *Review of Scientific Instruments*, vol. 44, no. 2, pp. 200-204, 1973.
- [149] Keithley Instruments Inc., "Using the Ramp Rate Method for Making Quasistatic C-V Measurements with the Model 4200-SCS Semiconductor Characterization System," *Application Note Series*, 2008.
- [150] L. M. Terman, "An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes," *Solid-State Electronics*, vol. 5, no. 5, pp. 285-299, 1962.
- [151] C. N. Berglund, "Surface states at steam-grown silicon-silicon dioxide interfaces," *IEEE Trans. Electron Devices*, vol. ED-13, no. 10, pp. 701-705, 1966.
- [152] Yuegang Zhao Keithley Instruments Inc., "Pulsed Characterization of Charge-trapping Behavior in High-k Gate Dielectrics," 2006.
- [153] K. Martens, B. Kaczer, T. Grasser, B. De Jaeger, M. Meuris, H. E. Maes, and G. Groeseneken, "Applicability of Charge Pumping on Germanium MOSFETs," *IEEE Electron Device Lett.*, vol. 29, no. 12, pp. 1364-1366, 2008.
- [154] K. Martens, C. Chi On, G. Brammertz, B. De Jaeger, D. Kuzum, M. Meuris, M. M. Heyns, T. Krishnamohan, K. Saraswat, H. E. Maes, and G. Groeseneken, "On the Correct Extraction of Interface Trap Density of MOS Devices With High-Mobility Semiconductor Substrates," *IEEE Trans. Electron Devices*, vol. 55, no. 2, pp. 547-556, 2008.
- [155] E. H. Nicollian, and J. R. Brews, "MOS (Metal Oxide Semiconductor) Physics and Technology," Wiley, 1982.
- [156] P. Batude, X. Garros, L. Clavelier, C. Le Royer, J. M. Hartmann, V. Loup, P. Besson, L. Vandroux, Y. Campidelli, S. Deleonibus, and F. Boulanger, "Insights on fundamental mechanisms impacting Ge metal oxide semiconductor capacitors with high-k/metal gate stacks," *J. Appl. Phys.*, vol. 102, no. 3, pp. 034514-1-034514-8, 2007.

- [157] Sony Corporation, "Chapter 2 Semiconductor Device Reliability Verification ", Semiconductor Quality and Reliability Handbook 2011.
- [158] Keithley Instruments Inc., "The Challenge of Integrating Three Critical Semiconductor Measurement Types into a Single Instrument Chassis," *White Paper*, 2010.
- [159] J. Zhigang, L. Lin, Z. Jian Fu, B. Kaczer, and G. Groeseneken, "NBTI Lifetime Prediction and Kinetics at Operation Bias Based on Ultrafast Pulse Measurement," *IEEE Trans. Electron Devices*, vol. 57, no. 1, pp. 228-237, 2010.
- [160] Z. Ji, J. F. Zhang, M. H. Chang, B. Kaczer, and G. Groeseneken, "An Analysis of the NBTI-Induced Threshold Voltage Shift Evaluated by Different Techniques," *IEEE Trans. Electron Devices*, vol. 56, no. 5, pp. 1086-1093, 2009.
- [161] Z. Ji, "Characterisation of negative bias temperature instability and lifetime prediction for pMOSFETs," Ph.D. Thesis, Liverpool John Moores University, 2010.
- [162] Keithley Instruments Inc., "On-The-Fly Vth Measurement for Bias Temperature Instability Characterization," *Application Note Series*, 2007.
- [163] A. E. Islam, S. Mahapatra, S. Deora, V. D. Maheta, and M. A. Alam, "On the differences between ultra-fast NBTI measurements and Reaction-Diffusion theory," in *IEDM Tech. Dig.*, 2009, pp. 1-4.
- [164] M. Denais, C. Parthasarathy, G. Ribes, Y. Rey-Tauriac, N. Revil, A. Bravaix, V. Huard, and F. Perrier, "On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's," in *IEDM Tech. Dig.*, 2004, pp. 109-112.
- [165] X. F. Zheng, W. D. Zhang, B. Govoreanu, J. F. Zhang, and J. Van Houdt, "A discharge-based multi-pulse technique (DMP) for probing electron trap energy distribution in high-k materials for Flash memory application," in *IEDM Tech. Dig.*, 2009, pp. 1-4.
- [166] X. F. Zheng, "Characterisation of Electron Traps in Gate Dielectrics for Flash Memory Applications," Ph.D. Thesis, Liverpool John Moores University, 2009.
- [167] V. V. Afanasev, A. Stesmans, B. J. Mrstik, and C. Zhao, "Impact of annealing-induced compaction on electronic properties of atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 81, no. 9, pp. 1678-1680, 2002.
- [168] B. Vincent, R. Loo, W. Vandervorst, J. Delmotte, B. Douhard, V. Valev, M. Vanbel, T. Verbiest, J. Rip, and B. Brijs, "Si passivation for Ge pMOSFETs: Impact of Si cap growth conditions," *Solid-State Electronics*, vol. 60, no. 1, pp. 116-121, 2011.
- [169] H. Matsubara, T. Sasada, M. Takenaka, and S. Takagi, "Evidence of low interface trap density in GeO<sub>2</sub>/Ge metal-oxide-semiconductor structures fabricated by thermal oxidation," *Appl. Phys. Lett.*, vol. 93, no. 3, pp. 032104-1-032104-3, 2008.
- [170] J. Franco, B. Kaczer, M. Cho, G. Eneman, G. Groeseneken, and T. Grassler, "Improvements of NBTI reliability in SiGe p-FETs," in *Proc. IRPS*, 2010, pp. 1082-1085.
- [171] F. Bellenger, B. De Jaeger, C. Merckling, M. Houssa, J. Penaud, L. Nyns, E. Vrancken, M. Caymax, M. Meuris, T. Hoffmann, K. De Meyer, and M. Heyns, "High FET Performance for a

- Future CMOS GeO<sub>2</sub>-Based Technology,” *IEEE Electron Device Lett.*, vol. 31, no. 5, pp. 402-404, 2010.
- [172] J. F. Zhang, I. S. Al-kofahi, and G. Groeseneken, “Behavior of hot hole stressed SiO<sub>2</sub>/Si interface at elevated temperature,” *J. Appl. Phys.*, vol. 83, no. 2, pp. 843-850, 1998.
- [173] H. Reisinger, O. Blank, W. Heinrigs, A. Muhlhoff, W. Gustin, and C. Schlunder, “Analysis of NBTI Degradation- and Recovery-Behavior Based on Ultra Fast VT-Measurements,” in *Proc. IRPS*, 2006, pp. 448-453.
- [174] J. Mitard, F. Bellenger, L. Witters, D. J. B., V. B., L. Nyns, K. Martens, E. Vrancken, G. Wang, D. Lin, R. Loo, M. Caymax, K. De Meyer, M. Heyns, and N. Horiguchi, “Investigation of the electrical properties of Ge/high-k gate stack: GeO<sub>2</sub> VS Si-cap,” in *Int. Conf. Solid State Dev. Mater.*, 2011, pp.
- [175] G. L. Snider, “1D Poisson Schrödinger,” <http://www3.nd.edu/~gsnider/>, University of Notre Dame.
- [176] C. Hu, “Chapter 5 MOS Capacitor,” *Modern Semiconductor Devices for Integrated Circuits*, 2009.
- [177] J. F. Zhang, M. H. Chang, and G. Groeseneken, “Effects of measurement temperature on NBTI,” *IEEE Electron Device Lett.*, vol. 28, no. 4, pp. 298-300, 2007.
- [178] S. Mahapatra, N. Goel, S. Desai, S. Gupta, B. Jose, S. Mukhopadhyay, K. Joshi, A. Jain, A. E. Islam, and M. A. Alam, “A Comparative Study of Different Physics-Based NBTI Models,” *IEEE Trans. Electron Devices*, vol. 60, no. 3, pp. 901-916, 2013.
- [179] Y. Gao, D. S. Ang, C. D. Young, and G. Bersuker, “Evidence for the transformation of switching hole traps into permanent bulk traps under negative-bias temperature stressing of high-k P-MOSFETs,” in *Proc. IRPS*, 2012, pp. 5A.5.1-5A.5.5.
- [180] JEDEC, *Failure Mechanisms and models for Semiconductor Devices*, 2011.
- [181] S. Pae, J. Maiz, C. Prasad, and B. Woolery, “Effect of BTI Degradation on Transistor Variability in Advanced Semiconductor Technologies,” *IEEE Trans. Dev. Mat. Rel.*, vol. 8, no. 3, pp. 519-525, 2008.
- [182] V. D. Maheta, E. N. Kumar, S. Purawat, C. Olsen, K. Ahmed, and S. Mahapatra, “Development of an Ultrafast On-the-Fly I-DLIN Technique to Study NBTI in Plasma and Thermal Oxynitride p-MOSFETs,” *IEEE Trans. Electron Devices*, vol. 55, no. 10, pp. 2614-2622, 2008.
- [183] C. Z. Zhao, J. F. Zhang, C. Mo Huai, A. R. Peaker, S. Hall, G. Groeseneken, L. Pantisano, S. De Gendt, and M. Heyns, “Stress-Induced Positive Charge in Hf-Based Gate Dielectrics: Impact on Device Performance and a Framework for the Defect,” *IEEE Trans. Electron Devices*, vol. 55, no. 7, pp. 1647-1656, 2008.
- [184] J. F. Zhang, M. H. Chang, Z. Ji, L. Lin, I. Ferain, G. Groeseneken, L. Pantisano, S. Gendt, and M. M. Heyns, “Dominant Layer for Stress-Induced Positive Charges in Hf-Based Gate Stacks,” *IEEE Electron Device Lett.*, vol. 29, no. 12, pp. 1360-1363, 2008.

- [185] W. Muth, and W. Walter, "Bias temperature instability assessment of n- and p-channel MOS transistors using a polysilicon resistive heated scribe lane test structure," *Microelectron. Reliab.*, vol. 44, no. 8, pp. 1251-1262, 2004.
- [186] J. F. Zhang, C. Z. Zhao, M. H. Chang, M. B. Zahid, A. R. Peaker, S. Hall, G. Groeseneken, L. Pantisano, S. De Gendt, and M. Heyns, "Impact of different defects on the kinetics of negative bias temperature instability of hafnium stacks," *Appl. Phys. Lett.*, vol. 92, no. 1, pp. 013501-1-013501-3, 2008.
- [187] M. Duan, J. F. Zhang, Z. Ji, W. Zhang, B. Kaczer, S. De Gendt, and G. Groeseneken, "New insights into defect loss, slowdown, and device lifetime enhancement," *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 413 - 419, 2013.
- [188] L. Lin, K. Xiong, and J. Robertson, "Atomic structure, electronic structure, and band offsets at Ge:GeO:GeO<sub>2</sub> interfaces," *Appl. Phys. Lett.*, vol. 97, no. 24, pp. 242902-1-242902-3, 2010.
- [189] M. Duan, J. F. Zhang, Z. Ji, W. Zhang, B. Kaczer, S. D. Gendt, and G. Groeseneken, "Defect loss: A new concept for reliability of MOSFETs," *IEEE Electron Device Lett.*, vol. 33, no. 4, pp. 480-482, 2012.
- [190] S. S. Tan, T. P. Chen, J. M. Soon, K. P. Loh, C. H. Ang, and L. Chan, "Nitrogen-enhanced negative bias temperature instability: An insight by experiment and first-principle calculations," *Appl. Phys. Lett.*, vol. 82, no. 12, pp. 1881-1883, 2003.
- [191] M. H. Chang, and J. F. Zhang, "On positive charge formed under negative bias temperature stress," *J. Appl. Phys.*, vol. 101, no. 2, 2007.
- [192] V. Huard, "Two independent components modeling for Negative Bias Temperature Instability," in *Proc. IRPS*, 2010, pp. 33-42.
- [193] T. Aichinger, M. Nelhiebel, and T. Grasser, "Refined NBTI characterization of arbitrarily stressed PMOS devices at ultra-low and unique temperatures," *Microelectron. Reliab.*, vol. 53, no. 7, pp. 937-946, 2013.
- [194] L. Lin, Z. Ji, J. F. Zhang, W. Zhang, B. Kaczer, S. De Gendt, and G. Groeseneken, "A Single Pulse Charge Pumping Technique for Fast Measurements of Interface States," *IEEE Trans. Electron Devices*, vol. 58, no. 5, pp. 1490-1498, 2011.
- [195] Virginia Semiconductor, "The General Properties of Si, Ge, SiGe, SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>," [https://www.virginiasemi.com/?cont\\_uid=27](https://www.virginiasemi.com/?cont_uid=27), 2002.
- [196] Z. Y. Liu, H. Darning, W. J. Liu, C. C. Liao, L. F. Zhang, Z. H. Gan, W. Waisum, and L. Ming-Fu, "Comprehensive studies of BTI effects in CMOSFETs with SiON by new measurement techniques," in *Proc. IRPS*, 2008, pp. 733-734.
- [197] T. Grasser, H. Reisinger, P. J. Wagner, F. Schanovsky, W. Goes, and B. Kaczer, "The time dependent defect spectroscopy (TDDS) for the characterization of the bias temperature instability," in *Proc. IRPS*, 2010, pp. 16-25.

- [198] K. Xiong, J. Robertson, and S. J. Clark, "Defect states in the high-dielectric-constant gate oxide  $\text{LaAlO}_3$ ," *Appl. Phys. Lett.*, vol. 89, no. 2, 2006.
- [199] M.-F. Li, D. Huang, W. Liu, Z. Liu, and X. Huang, "New insights of BTI degradation in MOSFETs with SiON gate dielectrics," *ECS Trans.*, vol. 19, no. 2, pp. 301-318, 2009.
- [200] L. Mong-Song, C. Chi, Y. Yew Tong, H. Chenming, and R. W. Brodersen, "MOSFET degradation due to stressing of thin oxide," *IEEE Trans. Electron Devices*, vol. 31, no. 9, pp. 1238-1244, 1984.
- [201] V. Huard, F. Monsieur, G. Ribes, and S. Bruyere, "Evidence for hydrogen-related defects during NBTI stress in p-MOSFETs," in *Proc. IRPS*, 2003, pp. 178-182.
- [202] D. Young, E. Irene, D. DiMaria, R. De Keersmaecker, and H. Massoud, "Electron trapping in  $\text{SiO}_2$  at 295 and 77 K," *J. Appl. Phys.*, vol. 50, no. 10, pp. 6366-6372, 1979.
- [203] H. Reisinger, T. Grasser, W. Gustin, and C. Schlunder, "The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress," in *Proc. IRPS*, 2010, pp. 7-15.
- [204] Y. Hou, M. Li, Y. Jin, and W. Lai, "Direct tunneling hole currents through ultrathin gate oxides in metal-oxide-semiconductor devices," *J. Appl. Phys.*, vol. 91, no. 1, pp. 258-264, 2002.
- [205] S. Datta, "Quantum Transport: Atom to Transistor," Cambridge University Press, 2005.
- [206] Y. Zhao, and M. H. White, "Modeling of direct tunneling current through interfacial oxide and high-k gate stacks," *Solid-State Electronics*, vol. 48, no. 10, pp. 1801-1807, 2004.
- [207] P. Hehenberger, W. Goes, O. Baumgartner, J. Franco, B. Kaczer, and T. Grasser, "Quantum-mechanical modeling of NBTI in high-k SiGe MOSFETs," in *Simulation of Semiconductor Processes and Devices (SISPAD)*, 2011, pp. 11-14.
- [208] G. Brammertz, H. Lin, M. Caymax, M. Meuris, M. Heyns, and M. Passlack, "On the interface state density at  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ /oxide interfaces," *Appl. Phys. Lett.*, vol. 95, no. 20, pp. 202109-1-202109-3, 2009.
- [209] R. Jayaraman, and C. G. Sodini, "A  $1/f$  noise technique to extract the oxide trap density near the conduction band edge of silicon," *IEEE Trans. Electron Devices*, vol. 36, no. 9, pp. 1773-1782, 1989.
- [210] J. Bardeen, "Surface states and rectification at a metal semi-conductor contact," *Physical Review*, vol. 71, no. 10, pp. 717, 1947.
- [211] P. Lenahan, and J. Conley, "A physically based predictive model of Si/ $\text{SiO}_2$  interface trap generation resulting from the presence of holes in the  $\text{SiO}_2$ ," *Appl. Phys. Lett.*, vol. 71, no. 21, pp. 3126-3128, 1997.
- [212] J. R. Weber, A. Janotti, and C. G. Van de Walle, "Native defects in  $\text{Al}_2\text{O}_3$  and their impact on III-V/ $\text{Al}_2\text{O}_3$  metal-oxide-semiconductor-based devices," *J. Appl. Phys.*, vol. 109, no. 3, pp. 033715-1-033715-7, 2011.
- [213] D. Liu, Y. Guo, L. Lin, and J. Robertson, "First-principles calculations of the electronic structure and defects of  $\text{Al}_2\text{O}_3$ ," *J. Appl. Phys.*, vol. 114, no. 8, pp. 083704-1-083704-5, 2013.

- [214] J. F. Binder, P. Broqvist, and A. Pasquarello, "Charge trapping in substoichiometric germanium oxide," *Microelectron. Eng.*, vol. 88, no. 7, pp. 1428-1431, 2011.
- [215] R. E. Paulsen, and M. H. White, "Theory and application of charge pumping for the characterization of Si-SiO<sub>2</sub> interface and near-interface oxide traps," *Electron Devices, IEEE Transactions on*, vol. 41, no. 7, pp. 1213-1216, 1994.
- [216] S. Baldovino, A. Molle, and M. Fanciulli, "Evidence of dangling bond electrical activity at the Ge/oxide interface," *Appl. Phys. Lett.*, vol. 93, no. 24, pp. 242105, 2008.
- [217] J. S. Lee, S. R. Bishop, T. Kaufman-Osborn, E. Chagarov, and A. C. Kummel, "Monolayer Passivation of Ge(100) Surface via Nitridation and Oxidation," *ECS Trans.*, vol. 33, no. 6, pp. 447-454, October 1, 2010.
- [218] K. Kita, S. K. Wang, M. Yoshida, C. H. Lee, K. Nagashio, T. Nishimura, and A. Toriumi, "Comprehensive study of GeO<sub>2</sub> oxidation, GeO desorption and -metal interaction GeO<sub>2</sub>-understanding of Ge processing kinetics for perfect interface control," in *IEDM Tech. Dig.*, 2009, pp. 1-4.
- [219] J. Ma, J. F. Zhang, Z. Ji, B. Benbakhti, M. Duan, W. Zhang, X. F. Zheng, J. Mitard, B. Kaczer, G. Groeseneken, S. Hall, J. Robertson, and P. Chalker, "Towards understanding hole traps and NBTI of Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> structure," *Microelectronic Engineering*, vol. 109, no. 0, pp. 43-45, 2013.
- [220] G. Chen, K. Y. Chuah, M. F. Li, D. S. H. Chan, C. H. Ang, J. Z. Zheng, Y. Jin, and D. L. Kwong, "Dynamic NBTI of PMOS transistors and its impact on device lifetime," in *Proc. IRPS*, 2003, pp. 196-202.
- [221] T. Yang, M. F. Li, C. Shen, C. H. Ang, Z. Chunxiang, Y. C. Yeo, G. Samudra, S. C. Rustagi, and M. B. Yu, "Fast and slow dynamic NBTI components in p-MOSFET with SiON dielectric and their impact on device life-time and circuit application," in *VLSI Symp. Tech. Dig.*, 2005, pp. 92-93.
- [222] Y. S. Tsai, N. K. Jha, Y. Lee, R. Ranjan, W. Wang, J. R. Shih, M. J. Chen, J. H. Lee, and K. Wu, "Prediction of NBTI degradation for circuit under AC operation," in *Proc. IRPS*, 2010, pp. 665-669.
- [223] V. Huard, C. Parthasarathy, N. Rallet, C. Guerin, M. Mammase, D. Barge, and C. Ouvrard, "New characterization and modeling approach for NBTI degradation from transistor to product level," in *IEDM Tech. Dig.*, 2007, pp. 797-800.
- [224] N. Goel, S. Mukhopadhyay, N. Nanaware, S. De, R. K. Pandey, K. V. R. M. Murali, and S. Mahapatra, "A comprehensive DC/AC model for ultra-fast NBTI in deep EOT scaled HKMG p-MOSFETs," in *Proc. IRPS*, 2014, pp. 6A.4.1-6A.4.12.
- [225] Z. Ji, J. F. Zhang, W. Zhang, L. Lin, J. Ma, M. Duan, B. Kaczer, J. Franco, S. De Gendt, and G. Groeseneken, "Predicting slow AC NBTI-aging under low operation bias by As-grown-Generation (A-G) model," *To be published*.
- [226] C. K. Alexander, and M. N. O. Sadiku, "Fundamentals of Electronic Circuits," 2011.

## List of Publications

1. **J. Ma**, W. Zhang, J. F. Zhang, B. Benbakhti, Z. Ji, J. Mitard, J. Franco, B. Kaczer, and G. Groeseneken, "NBTI of Ge pMOSFETs: understanding defects and enabling lifetime prediction," in *IEEE IEDM Tech. Dig.* (Orally presented in SFO, CA, US, December 2014)
2. **J. Ma**, J. F. Zhang, Z. Ji, B. Benbakhti, W. Zhang, X. F. Zheng, J. Mitard, B. Kaczer, G. Groeseneken, S. Hall, J. Robertson, and P. R. Chalker, "Characterization of Negative-Bias Temperature Instability of Ge MOSFETs with GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> Stack," *IEEE Trans. Electron Devices*, vol.61, no. 5, pp. 1307-1315, May. 2014.
3. **J. Ma**, J. F. Zhang, Z. Ji, B. Benbakhti, W. Zhang, J. Mitard, B. Kaczer, G. Groeseneken, S. Hall, J. Robertson, and P. Chalker, "Energy distribution of positive charges in Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge pMOSFETs," *IEEE Electron Device Lett.* vol. 35, no. 2, pp. 160-162, Feb. 2014.
4. **J. Ma**, J. F. Zhang, Z. Ji, B. Benbakhti, M. Duan, W. Zhang, X. F. Zheng, J. Mitard, B. Kaczer, G. Groeseneken, S. Hall, J. Robertson, and P. Chalker, "Towards understanding hole traps and NBTI of Ge/GeO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> structure," in Conference of "Insulating Films on Semiconductors", Krakow, Poland, 2013.

5. **J. Ma**, W. Zhang, J. F. Zhang, B. Benbakhti, Z. Ji, J. Franco, J. Mitard, L. Witters, N. Collaert and G. Groeseneken, “AC NBTI of Ge pMOSFETs: Impact of Energy Alternating Defects on Lifetime Prediction,” *submitted to IEEE VLSI Technology(VLSIT), 2015.*
  
6. Z. Ji, S. F. W. M. Hatta, J. F. Zhang, **J. G. Ma**, W. Zhang, N. Soin, B. Kaczer, S. De Gendt and G. Groeseneken, “Negative Bias Temperature Instability Lifetime Prediction: Problems and Solutions,” in *IEEE IEDM Tech. Dig.* pp. 15.6.1 - 15.6.4, Dec. 2013.
  
7. M. Duan, J. F. Zhang, Z. Ji, **J. G. Ma**, W. Zhang, B. Kaczer, T. Schram, R. Ritzenthaler, G. Groeseneken, and A. Asenov, “Key issues and techniques for characterizing Time-dependent Device-to-Device Variation of SRAM,” in *IEEE IEDM Tech. Dig.* pp. 31.3.1- 31.3.4, Dec. 2013.